SIA414DJ [VISHAY]
Dual N-Channel 8-V (D-S) MOSFET; 双N通道8 -V （D -S ）的MOSFET
| 型号： | SIA414DJ |
| 厂家： | 
VISHAY |
| 描述： | Dual N-Channel 8-V (D-S) MOSFET |
| 文件： | 总3页 (文件大小：236K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SPICE Device Model SiA414DJ
Vishay Siliconix
Dual N-Channel 8-V (D-S) MOSFET
CHARACTERISTICS
• N-Channel Vertical DMOS
• Macro Model (Subcircuit Model)
• Level 3 MOS
• Apply for both Linear and Switching Application
• Accurate over the −55 to 125°C Temperature Range
• Model the Gate Charge, Transient, and Diode Reverse Recovery
Characteristics
DESCRIPTION
The attached spice model describes the typical electrical
characteristics of the n-channel vertical DMOS. The subcircuit
model is extracted and optimized over the −55 to 125°C
temperature ranges under the pulsed 0-V to 4.5-V gate drive. The
saturated output impedance is best fit at the gate bias near the
threshold voltage.
A novel gate-to-drain feedback capacitance network is used to model
the gate charge characteristics while avoiding convergence difficulties
of the switched Cgd model. All model parameter values are optimized
to provide a best fit to the measured electrical data and are not
intended as an exact physical interpretation of the device.
SUBCIRCUIT MODEL SCHEMATIC
This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate
data sheet of the same number for guaranteed specification limits.
www.vishay.com
Document Number: 69167
S-71632Rev. A, 06-Aug-07
1
SPICE Device Model SiA414DJ
Vishay Siliconix
SPECIFICATIONS (TJ = 25°C UNLESS OTHERWISE NOTED)
Simulated
Data
Measured
Data
Parameter
Symbol
Test Condition
Unit
Static
Gate Threshold Voltage
On-State Drain Currenta
VGS(th)
ID(on)
0.57
423
V
A
V
DS = VGS, ID = 250 µA
VDS ≤ 5 V, VGS = 4.5 V
VGS = 4.5 V, ID = 9.7 A
VGS = 2.5 V, ID = 9 A
0.009
0.011
0.013
49
0.009
0.011
0.013
50
Drain-Source On-State Resistancea
rDS(on)
Ω
V
GS = 1.8 V, ID = 8.1 A
Forward Transconductancea
Forward Voltagea
gfs
VDS = 6 V, ID = 9.7A
IS = 10 A
S
V
VSD
0.84
0.80
Dynamicb
Input Capacitance
Ciss
Coss
Crss
1872
608
447
17
1800
650
450
21
V
DS = 4 V, VGS = 0 V, f = 1 MHz
pF
nC
Output Capacitance
Reverse Transfer Capacitance
VDS = 4 V, VGS = 5 V, ID = 10 A
Total Gate Charge
Qg
16
19
VDS = 4 V, VGS = 4.5 V, ID = 10 A
Gate-Source Charge
Gate-Drain Charge
Qgs
Qgd
2.5
6.5
2.5
6.5
Notes
a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2%.
b. Guaranteed by design, not subject to production testing.
www.vishay.com
Document Number: 69167
S-71632Rev. A, 06-Aug-07
2
SPICE Device Model SiA414DJ
Vishay Siliconix
COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)
www.vishay.com
Document Number: 69167
S-71632Rev. A, 06-Aug-07
3
相关型号：
SIA415DJ-T1-E3
Power Field-Effect Transistor, 8.4A I(D), 20V, 0.035ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, ROHS COMPLIANT, SC-70, POWERPAK-6
VISHAY
SIA416DJ-T1-GE3
Power Field-Effect Transistor, 11.3A I(D), 100V, 0.083ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, HALOGEN FREE AND ROHS COMPLIANT, SC-70, LEADLESS, POWERPAK-6
VISHAY
SIA419DJ-T1-E3
Power Field-Effect Transistor, 12A I(D), 20V, 0.03ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, ROHS COMPLIANT, POWERPAK, SC-70, 6 PIN
VISHAY
©2020 ICPDF网 联系我们和版权申明