L8200G-P16-R [UTC]

SINGLE LNB-BIAS, CONTROL AND POWER MANAGEMENT SOLUTION;


型号：	L8200G-P16-R
厂家：	Unisonic Technologies
描述：	SINGLE LNB-BIAS, CONTROL AND POWER MANAGEMENT SOLUTION
文件：	总6页 (文件大小：149K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

UNISONIC TECHNOLOGIES CO., LTD

L8200

LINEAR INTEGRATED CIRCUIT

SINGLE LNB-BIAS, CONTROL

AND POWER MANAGEMENT

SOLUTION



DESCRIPTION

The UTC L8200 is a single chip power management and

control solution for LNB’s. The highly integrated solution provides

all the required FET and mixer bias, control detection and

decoding, local oscillator switching and a stable power supply for

the IF amplifier, and additional support functions. Packaged in a

small 16 pin QFN package or 16 pin TSSOP package the UTC

L8200 only requires 3 external components providing a very small

compact solution. Being at the heart of the LNB monitoring the

control, power management and environmental conditions the

UTC L8200 is able to provide reliable solution eliminating effects

such as false switching and over loading.



FEATURES

* Single chip LNB bias, control and power management

* Integrated regulated supply for LNB

* Zero Gate FET switching

* Voltage detection for polarization switching

* 22kHz tone detector with signal rejection for band switching

* Programmable mixer and FET bias



ORDERING INFORMATION

Ordering Number

Package

Packing

Lead Free

L8200L-P16-R

Halogen Free

L8200G-P16-R

TSSOP-16

Tape Reel

L8200L-Q16-3030-R

L8200G-Q16-3030-R

QFN-16(3×3)

L8200G-P16-R

(1) R: Tape Reel

(1)Packing Type

(2)Package Type

(3)Green Package

(2) P16: TSSOP-16, Q16-3030: QFN-16(3×3)

(3) G: Halogen Free and Lead Free, L: Lead Free



MARKING

TSSOP-16

QFN-16(3×3)

www.unisonic.com.tw

1 of 6

QW-R123-017.G

L8200

LINEAR INTEGRATED CIRCUIT



PIN CONFIGURATION

Top View

RCALA

RCALM

16 15 14 13

V_OUT

GND

V_IN

GND

12 V_OUT

CSUB

QFN-16(3×3)



PIN DESCRIPTION

Pin No.

PIN NAME

DESCRIPTION

TSSOP-16

QFN-16(3×3)

To G of fet 1

To D of fet 1

To D of fet 2

To G of fet 2

To D of fet 3

To G of fet 3

To Drain of mix fet

To Gate of mix fet

CSUB

connect an external cap to produce -2.5V

To LB OSC.

To HB OSC.

V_OUT

V_IN

5V voltage output terminal

Power supplyꢀinclude both voltage and tone signalꢁ

GND

RCALM

RCALA

Connect 22kohm to set Idm to 10mA

Connect 22kohm to set Id1, Id2, Id3 to 10mA

UNISONIC TECHNOLOGIES CO., LTD

www.unisonic.com.tw

2 of 6

QW-R123-017.G

L8200

LINEAR INTEGRATED CIRCUIT



ABSOLUTE MAXIMUM RATING

PARAMETER

SYMBOL

RATINGS

UNIT

Supply Voltage

Supply Current

V_IN

I_IN

-0.6 ~ 25 continuous

120

1.3

TSSOP-16

Power Dissipation

P_D

QFN-16(3×3)

Operating Temperature Range

Storage Temperature Range

T_OPR

T_STG

-40 ~ +85

-40 ~ +150

°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.



ELECTRICAL CHARACTERISTICS

Measured at T_A=25°C, V_IN=13V, R_CALA=R_CALM=22kΩ(setting lds to 10 mA) unless otherwise specified.

PARAMETER

Supply Voltage Operating Range

Supply Current

SYMBOL

V_IN

TEST CONDITIONS

MIN

TYP

MAX

UNIT

No Load Supply Current (Note 1)

Max Total Load Current

Max Bias Load Current (Note 2)

Max Osc Load Current (Note 2)

Max Iout Load Current (Note 2)

V_OUT

I_D1=I_D2=I_DM=0mA

QFN-16(3×3)

I_D1or I_D2+ I_D3+I_DM

LB or HB

I_CC

V_OUT

V_SUB

V_IN=10.5V~21V, I_OUT=30mA

(Internally generated)

I_SUB=0mA

4.75

-3.0

5.25

-2.5

-2.0

Substrate Voltage

I_SUB=-20uA

-2.0

15.4

V_POLThreshold

Pol Switching Speed

Output Noise

V_POL

T_POL

Applied via V_INpin

V_{IN_Low}=13V, V_{IN_High}=18V

14.1

14.7

_GATE-GND=4.7nF

_DRAIN-GND=10nF

Drain Voltage

Gate Voltage

0.02 Vpk-pk

0.005 Vpk-pk

IC_GATE-GND=4.7nF

_DRAIN-GND=10nF

Tone Detector

Tdetect Threshold

V_TONE

Test Circuit 1

100

1.0

170

7.5

300

Test Circuit 1,

V(AC)I_N=1Vp/p sq.w.

Rejection Freq (Note 3)

LO Output Stage

LB V_OUTLow

kHz

II=0, Test Circuit 1

Tone enabled

-0.05

4.5

0.05

5.25

0.05

5.25

V_LB

II=50mA, Test Circuit 1

Tone enabled

LB V_OUTHigh

HB V_OUTLow

HB V_OUTHigh

5.0

II=0, Test Circuit 1

Tone enabled

-0.05

4.5

V_HB

II=50mA, Test Circuit 1

Tone enabled

5.0

UNISONIC TECHNOLOGIES CO., LTD

www.unisonic.com.tw

3 of 6

QW-R123-017.G

L8200

LINEAR INTEGRATED CIRCUIT



ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Gate Characteristics

G1 Output

Voltage Off

V_GIO

V_GIL

V_GIH

I_D1=0, V_IN=14V, I_G1=0

-0.05

-3.0

0.05

-2.0

1.0

V_IN=15.5V, I_D1≤12mA,

Voltage Low

-2.5

0.5

_G1=-10uA

Voltage High

G2 Output

Voltage Off

V_IN=15.5V, I_D1≥8mA, I_G1=0

0.35

V_G2O

V_G2L

V_G2H

V_IN=15.5V, I_D2=0, I_G2=0

-0.05

-3.0

0.05

-2.0

1.0

V_IN=14V, I_D2≤12mA,

Voltage Low

-2.5

0.5

_G2=-10uA

Voltage High

V_IN=14V, I_D2≥8mA, I_G2=0

0.35

G3/Gm Output

Voltage Low

V_G3L/V_GmLI_D3/m≤12mA, I_G3/m=-10uA

V_G3H/V_GmHI_D3/m≥8mA,I_G3/m=0

-3.0

-2.5

0.5

-2.0

1.0

Voltage High

0.35

Drain Characteristics

D1 Output

Voltage High

V_D1

V_IN=15.5V, I_D1=10mA

V_IN=14V, V_D1=0.5

1.8

2.0

2.2

Leakage Current

D2 Output

I_LEAK1

Voltage High

V_D2

V_IN=14V, I_D2=10mA

V_IN=15.5V, V_D2=0.5

2.2

Leakage Current

D3 Output

I_LEAK2

Voltage High

V_D3

V_IN=15.5V, I_D3=10mA

I_DM=10mA

1.8

0.5

2.0

0.6

2.2

0.7

Dm Output

Voltage High

V_DM

D1, 2, 3 and M

Delta V_Dvs. V_IN

Delta V_Dvs. T_J

FET Current Range

Mixer Current Range

∆V_DV

∆V_DT

V_IN=9~21V

T_J= -40 ~ +85°C

I_D1, I_D2& I_D3

I_DM

0.5

%/V

ppm

I_D1, I_D2, I_D3& I_DM

Drain Current

I_D

R_CALA& R_CALM=22kΩ

Delta I_Dvs. V_CC

Delta I_Dvs. T_J

∆I_DV

∆I_DT

V_CC=9~21V

0.5

%/V

T_J=-40~+85°C

0.05

%/°C

Notes: 1. These parameters are related to R_CALvalues.

2. The total combined load currents should not exceed the stated maximum load current.

3. The UTC L8200 series will also reject DiSEqC and other common switching tone bursts.

UNISONIC TECHNOLOGIES CO., LTD

www.unisonic.com.tw

4 of 6

QW-R123-017.G

L8200

LINEAR INTEGRATED CIRCUIT



TYPICAL APPLICATION CIRCUIT

22kΩ

10nF

LNB power and tone signal

JF1

Power supply for IF Amps

V_OUT

RH1

CL1

10nF

UTC L8200

RL1

CSUB

CH1

RH2

RL2

47nF

To other FET stages

* Stripline Elements

9.75GHz Local Osc.

10.6GHz Local Osc.

Capacitors C1 and C2 ensure that residual power supply and substrate generator noise is not allowed to affect

other external circuits which may be sensitive to RF interference. They also serve to suppress any potential RF feed

through between stages via the UTC L8200. These capacitors are required for all stages used. Values of 10nF and

4.7nF respectively are recommended however this is design dependent and any value between 1nF and 100nF

could be used. The capacitor CSUB is an integral part of the UTC L8200 ’s negative supply generator. The negative

bias voltage is generated on-chip using an internal oscillator. The required value of capacitor CSUB is 47nF. This

generator produces a low current supply of approximately -3V. Although this generator is intended purely to bias the

external FETs, it can be used to power other external low current circuits via the CSUB pin. Resistor R_CALAsets the

drain current at which all external amplifier FETs are operated and R_CALMsets the mixer bias current. If any bias

control circuit is not required, its related drain and gate connections may be left open circuit without affecting the

operation of the remaining bias circuits. The UTC L8200 have been designed to protect the external FETs form

adverse operating conditions. With a JFET connected to any bias circuit, the gate output voltage of the bias circuit

can not exceed the range -3.0V~1V under any conditions, including power up and power down transients. Should

the negative bias generator be shorted or overloaded so that the drain current of the external FETs can no longer be

controlled, the drain supply to FETs is shut down to avoid damage to the FETs by excessive drain current. UTC

L8200 incorporates over and under voltage protection so is the receiver or installation develops a fault the LNB will

shut down and restart once operating conditions are back to normal.

UNISONIC TECHNOLOGIES CO., LTD

www.unisonic.com.tw

5 of 6

QW-R123-017.G

L8200

LINEAR INTEGRATED CIRCUIT



SINGLE UNIVERSAL BLOCK DIAGRAM

The following block diagram below shows the main elements of a single universal LNB. A single chip solution

provides all the FET and mixer bias, control signal detect for polarization and band selection and all the necessary

power management functions required within a single universal LNB.

IF Gain Stage

Gain Stages

Active

Mixer

GaAs/HEMT FET

Set-top Box

Receiver

Vertical

UTC

L8200

LB Osc

HB Osc

V_OUT

Horizontal

V_IN

Polarization and band switching on the UTC L8200 uses the standard 13~17V and 22kHz as defined by Astra.

The exception is that the devices voltage detector has a much tighter tolerance than required to increase field

reliability.

The single V_INpin is used internally for three functions, LNB and IC power supply, voltage detection and tone

detection. The IC’s is self powering via an internal regulator which utilizes the 13~17V control voltage from the

satellite receiver. The regulated voltage is used to supply the IC and is also outputted to the V_OUTpin to provide the

power supply for the remaining element of the LNB such as the IF amplifiers. The 13~17V from the receiver is feed

via a tight tolerance voltage detector with integrated filtering which removes unwanted signals or interference. The

results from the detectors output enables one of 2 bias circuits to turn one of either Fet1 or FET2 on. The internal

tone detector allows the device to detect the 22kHz tone which is superimposed on the LNB power line (13~17V

signal), this is achieved with no external filtering components. The tone detector rejects all unwanted signals

including transients from other parts of the LNB system. The tone detector controls a drive circuits which powers and

one of two oscillators, normally used to switch between low and high band in universal applications. The functional

table below shows the operation of the FET and Mixer bias, oscillator output and the LNB power supply.



FUNCTION TABLE

INPUTS

OUTPUTS

MIXER

Active

V_IN(V)

FIN (kHZ)

FET1

FET2

Active

FET3

Active

LB(V)

5.0

HB(V)

V_OUT(V)

5.0

<14.1

>15.4

<14.1

>15.4

Disabled

Active

Disabled

Active

5.0

Disabled

Active

5.0

Disabled

Active

5.0

UTC assumes no responsibility for equipment failures that result from using products at values that

exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other

parameters) listed in products specifications of any and all UTC products described or contained herein.

UTC products are not designed for use in life support appliances, devices or systems where malfunction

of these products can be reasonably expected to result in personal injury. Reproduction in whole or in

part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to

make changes to information published in this document, including without limitation specifications and

product descriptions, at any time and without notice. This document supersedes and replaces all

information supplied prior to the publication hereof.

UNISONIC TECHNOLOGIES CO., LTD

www.unisonic.com.tw

6 of 6

QW-R123-017.G

L8200G-P16-R [UTC]

相关型号：

L8200G-Q16-3030-R

L8200L-N20-R

L8200L-P16-R

L8200L-Q16-3030-R

L8200_15

L8200_18

L8202

L8219P

L8221

L8221G-SH2-R

L8221L-SH2-R

L8229