THS4508RGTTG4 [TI]
WIDEBAND, LOW NOISE, LOW DISTORTION FULLY DIFFERENTIAL AMPLIFIER; 宽带，低噪声，低失真全差动放大器
| 型号： | THS4508RGTTG4 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | WIDEBAND, LOW NOISE, LOW DISTORTION FULLY DIFFERENTIAL AMPLIFIER |
| 文件： | 总29页 (文件大小：3412K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
WIDEBAND, LOW NOISE, LOW DISTORTION FULLY DIFFERENTIAL AMPLIFIER
To allow for dc coupling to ADCs, its unique output
common-mode control circuit maintains the output
common-mode voltage within 5-mV offset (typical)
from the set voltage, when set within 0.5 V of
mid-supply. The common-mode set point is set to
mid-supply by internal circuitry, which may be
over-driven from an external source.
FEATURES
•
Fully Differential Architecture
•
Common-Mode Input Range Includes the
Negative Rail
•
•
•
•
•
•
•
•
•
•
•
•
•
Minimum Gain of 2 V/V (6 dB)
Bandwidth: 2 GHz
The THS4508 is a high-performance amplifier that
has been optimized for use in high performance, 5-V
single supply data acquisition systems. The output
has been optimized for best performance with its
common-mode voltages set to mid supply, and the
input has been optimized for best performance with
its common-mode voltage set to 0.7 V. High
performance at a low power-supply voltage makes for
high-performance single-supply 5-V data-acquisition
systems with a minimum parts count. The combined
performance of the THS4508 in a gain of 10-dB
driving the ADS5500 ADC, sampling at 125 MSPS, is
82-dBc SFDR, and 68.3-dBc SNR with a –1-dBFS
signal at 70 MHz.
Slew Rate: 6400 V/µs
0.1% Settling Time: 2 ns
HD2: –72 dBc at 100 MHz
HD3: –79 dBc at 100 MHz
OIP2: 78 dBm at 70 MHz
OIP3: 42 dBm at 70 MHz
Input Voltage Noise: 2.3 nV/√Hz (f > 10 MHz)
Noise Figure: 19.2 dB (G = 10 dB)
Output Common-Mode Control
5-V Power Supply Current: 39.2 mA
Power-Down Capability: 0.65 mA
The THS4508 is offered in a Quad 16-pin leadless
QFN package (RGT), and is characterized for
operation over the full industrial temperature range
from –40°C to 85°C.
APPLICATIONS
•
•
•
•
•
5-V Data-Acquisition Systems
High Linearity ADC Amplifier
Wireless Communication
Medical Imaging
R
= 75 W
V
175 W
348 W
S
IN
Test and Measurement
V
= 5 V
S+
130 W
V
Signal
R
O
DESCRIPTION
V
OUT-
THS4508
R
175 W
O
The THS4508 is
a
wideband, fully-differential
V
OUT+
V
operational amplifier designed for single-supply 5-V
data-acquisition systems. It has very low noise at 2.3
nV/√Hz, and extremely low harmonic distortion of –72
CM
V
S-
75 W
130 W
348 W
dBc HD2 and –79 dBc HD3 at 100 MHz with 2 VPP
,
G = 10 dB, and 1-kΩ load. Slew rate is very high at
6400 Vµs and with settling time of 2 ns to 0.1% (2 V
step) it is ideal for pulsed applications. It is designed
for minimum gain of 6 dB, but is optimized for gain of
10 dB.
Figure 1. Video Buffer
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2005–2006, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ABSOLUTE MAXIMUM RATINGS(1)
over operating free-air temperature range (unless otherwise noted)
UNIT
VSS
VI
Supply voltage
Input voltage
VS– to VS+
5.5 V
±VS
VID
IO
Differential input voltage
4 V
Output current
200 mA
Continuous power dissipation
See Dissipation Rating Table
TJ
Maximum junction temperature(2)
Maximum junction temperature, continuous operation, long term reliability(3)
Operating free-air temperature range
Storage temperature range
150°C
125°C
TJ
TA
Tstg
–40°C to 85°C
–65°C to 150°C
300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds
HBM
2000
ESD ratings
CDM
MM
1500
100
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not implied.
(2) The absolute maximum temperature under any condition is limited by the constraints of the silicon process.
(3) The maximum junction temperature for continuous operation is limited by the package constraints. Operation above this temperature
may result in reduced reliability and/or lifetime of the device. The THS4508 incorporates a (QFN) exposed thermal pad on the underside
of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so
may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief
SLMA002 and SLMA004 for more information about utilizing the QFN thermally enhanced package.
DISSIPATION RATINGS TABLE PER PACKAGE
POWER RATING
PACKAGE(1)
θJC
θJA
TA ≤ 25°C
TA = 85°C
RGT (16)
2.4°C/W
39.5°C/W
2.3 W
225 mW
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
Web site at www.ti.com.
2
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
DEVICE INFORMATION
THS4508
(RGT PACKAGE)
(TOP VIEW)
V
S-
16
15
14
13
NC
PD
1
2
3
4
12
11
10
9
V
V
IN+
IN-
OUT+
CM
V
V
OUT-
CM
6
7
5
8
V
S+
TERMINAL FUNCTIONS
TERMINAL
(RGT PACKAGE)
DESCRIPTION
NO.
NAME
NC
1
No internal connection
2
VIN–
Inverting amplifier input
3
VOUT+
CM
Noninverted amplifier output
Common-mode voltage input
Positive amplifier power supply input
Inverted amplifier output
4,9
5,6,7,8
10
VS+
VOUT–
VIN+
PD
11
Noninverting amplifier input
12
Powerdown, PD = logic low puts part into low power mode, PD = logic high or open for normal operation
Negative amplifier power supply input
13,14,15,16 VS–
3
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
ELECTRICAL CHARACTERISTICS; VS+– VS– = 5 V:
Test conditions unless otherwise noted: VS+ = 5 V, VS– = 0 V, G = 10 dB, CM = open, VO = 2 Vpp, RF = 349 Ω, RL = 200 Ω
Differential, T = 25°C Single-Ended Input, Differential Output, Input Referenced to Ground, and Output Referenced to
Mid-supply
TEST
LEVEL(1)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
AC PERFORMANCE (Figure 44)
G = 6 dB, VO = 100 mVPP
2
GHz
GHz
MHz
MHz
GHz
MHz
GHz
V/µs
ns
G = 10 dB, VO = 100 mVPP
G = 14 dB, VO = 100 mVPP
G = 20 dB, VO = 100 mVPP
G = 20 dB
1.7
Small-Signal Bandwidth
600
300
3
Gain-Bandwidth Product
Bandwidth for 0.1dB flatness
Large-Signal Bandwidth
Slew Rate (Differential)
Rise Time
G = 10 dB, VO = 2 VPP
G = 10 dB, VO = 2 VPP
400
1.5
6400
0.5
VO = 2-V Step
Fall Time
0.5
ns
Settling Time to 0.1%
2
ns
f = 10 MHz
f = 50 MHz
f = 100 MHz
f = 10 MHz
f = 50 MHz
f = 100 MHz
–104
–82
–69
–105
–92
–81
–78
–64
–95
–78
78
2nd Order Harmonic Distortion
3rd Order Harmonic Distortion
dBc
dBc
C
fC = 70 MHz
2nd Order Intermodulation Distortion
3rd Order Intermodulation Distortion
2nd Order Output Intercept Point
3rd Order Output Intercept Point
1-dB Compression Point(2)
fC = 140 MHz
fC = 70 MHz
fC = 140 MHz
fC = 70 MHz
fC = 140 MHz
fC = 70 MHz
fC = 140 MHz
200 kHz tone spacing,
RL = 499 Ω
58
200 kHz tone spacing,
RL = 100 Ω
dBm
dBm
42
35
fC = 70 MHz
12.2
10.8
19.2
2.3
fC = 140 MHz
50-Ω system, 10 MHz
f > 10 MHz
Noise Figure
dB
Input Voltage Noise
Input Current Noise
DC PERFORMANCE
nV/√Hz
pA/√Hz
f > 10 MHz
2.9
Open-Loop Voltage Gain (AOL
)
68
1
dB
mV
C
A
B
A
B
A
B
TA = 25°C
4
5
Input Offset Voltage
TA = -40°C to 85°C
1
Average Offset Voltage Drift
Input Bias Current
2.3
8
µA/°C
µA
TA = 25°C
1.75
15.5
18.5
TA = -40°C to 85°C
8
Average Bias Current Drift
Input Offset Current
20
0.5
0.5
7
nA/°C
µA
TA = 25°C
3.6
7
TA = -40°C to 85°C
Average Offset Current Drift
nA/°C
(1) Test levels: (A) 100% tested at 25°C. Overtemperature limits by characterization and simulation. (B) Limits set by characterization and
simulation. (C) Typical value only for information.
(2) The 1-dB compression point is measured at the load with 50-Ω double termination. Add 3 dB to refer to amplifier output.
4
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
ELECTRICAL CHARACTERISTICS; VS+– VS– = 5 V: (continued)
Test conditions unless otherwise noted: VS+ = 5 V, VS– = 0 V, G = 10 dB, CM = open, VO = 2 Vpp, RF = 349 Ω, RL = 200 Ω
Differential, T = 25°C Single-Ended Input, Differential Output, Input Referenced to Ground, and Output Referenced to
Mid-supply
TEST
LEVEL(1)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
INPUT
Common-Mode Input Range High
Common-Mode Input Range Low
Common-Mode Rejection Ratio
OUTPUT
2.3
-0.3
90
V
B
B
dB
TA = 25°C
3.7
3.6
3.8
3.8
1.2
1.2
5.2
5.2
96
Maximum Output Voltage High
Minimum Output Voltage Low
Differential Output Voltage Swing
TA = -40°C to 85°C
TA = 25°C
V
Each output with 100 Ω
to mid-supply
A
A
1.3
1.4
TA = -40°C to 85°C
TA = 25°C
4.8
4.4
V
TA = -40°C to 85°C
RL = 10 Ω
Differential Output Current Drive
Output Balance Error
mA
dB
Ω
C
C
C
VO = 100 mV, f = 1 MHz
f = 1 MHz
-43
0.3
Closed-Loop Output Impedance
OUTPUT COMMON-MODE VOLTAGE CONTROL
Small-Signal Bandwidth
700
110
1
MHz
V/µs
V/V
mV
Slew Rate
Gain
Output Common-Mode Offset from CM input
CM Input Bias Current
1.25 V < CM < 3.5 V
1.25 V < CM < 3.5 V
5
C
±40
µA
1.25 to
3.75
CM Input Voltage Range
V
CM Input Impedance
32 || 1.5
2.5
kΩ || pF
CM Default Voltage
V
POWER SUPPLY
Specified Operating Voltage
Maximum Quiescent Current
3.75(3)
5
5.25
42.5
43.5
V
C
A
C
TA = 25°C
39.2
39.2
39.2
39.2
90
TA = -40°C to 85°C
TA = 25°C
mA
dB
Minimum Quiescent Current
35.9
35
TA = -40°C to 85°C
To differential output
Referenced to Vs-
Power Supply Rejection (±PSRR)
POWERDOWN
Enable Voltage Threshold
Disable Voltage Threshold
Device assured on above 2.1 V
Device assured off below 0.7 V
TA = 25°C
> 2.1
< 0.7
0.65
0.65
100
V
C
A
0.9
1
Powerdown Quiescent Current
mA
TA = -40°C to 85°C
PD = VS–
Input Bias Current
Input Impedance
µA
kΩ || pF
ns
50 || 2
55
C
Turn-on Time Delay
Turn-off Time Delay
Measured to output on
Measured to output off
10
µs
(3) See the Application Information section of this data sheet for device operation with full supply voltages less than 5 V.
5
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
TYPICAL CHARACTERISTICS
TYPICAL AC PERFORMANCE: VS+– VS– = 5 V
Test conditions unless otherwise noted: VS+ = 5 V, VS– = 0 V, G = 10 dB, CM = open, VO = 2 VPP, RF = 349 Ω, RL = 200 Ω
Differential, Single-Ended Input, Input Referenced to Ground and Output Referenced to Midrail
Small-Signal Frequency Response
Large Signal Frequency Response
Figure 2
Figure 3
HD2, G = 6 dB, VOD = 2 VPP
HD3, G = 6 dB, VOD = 2 VPP
HD2, G = 10 dB, VOD = 2 VPP
HD3, G = 10 dB, VOD = 2 VPP
HD2, G = 14 dB, VOD = 2 VPP
HD3, G = 14 dB, VOD = 2 VPP
HD2, G = 10 dB
vs Frequency
vs Frequency
vs Frequency
vs Frequency
vs Frequency
vs Frequency
vs Output voltage
vs Output voltage
vs CM input voltage
vs CM input voltage
vs Frequency
vs Frequency
vs Frequency
vs Frequency
vs Frequency
vs Frequency
vs Frequency
vs Frequency
vs Frequency
vs Output Voltage
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Harmonic
Distortion
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18
Figure 19
Figure 20
Figure 21
Figure 22
Figure 23
Figure 24
Figure 25
Figure 26
Figure 27
Figure 28
Figure 29
Figure 30
Figure 31
Figure 32
Figure 33
Figure 34
Figure 35
Figure 36
Figure 37
Figure 38
Figure 39
Figure 40
Figure 41
Figure 42
Figure 43
HD3, G = 10 dB
HD2, G = 10 dB
HD3, G = 10 dB
IMD2, G = 6 dB, VOD = 2 VPP
IMD3, G = 6 dB, VOD = 2 VPP
IMD2, G = 10 dB, VOD = 2 VPP
IMD3, G = 10 dB, VOD = 2 VPP
IMD2, G = 14 dB, VOD = 2 VPP
IMD3, G = 14 dB, VOD = 2 VPP
OIP2
Intermodulation
Distortion
Output Intercept Point
OIP3
S-Parameters
Transition Rate
Transient Response
Settling Time
0.1 dB Flatness
Rejection Ratio
vs Frequency
vs Frequency
Output Impedance
Overdrive Recovery
Output Voltage Swing
Turn-Off Time
vs Load Resistance
Turn-On Time
Input Offset Voltage
Open Loop Gain
Input Referred Noise
Noise Figure
vs Input Common-Mode Voltage
vs Frequency
vs Frequency
vs Frequency
Quiescent Current
Output Balance Error
CM Input Impedance
vs Supply Voltage
vs Frequency
vs Frequency
CM Small-Signal Frequency Response
CM Input Bias Current
vs CM Input Voltage
vs CM Input Voltage
vs CM Input Voltage
Differential Output Offset Voltage
Output Common-Mode Offset
6
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
SMALL-SIGNAL FREQUENCY RESPONSE
LARGE-SIGNAL FREQUENCY RESPONSE
22
22
G = 20 dB
G = 20 dB
20
20
18
18
16
14
12
16
14
12
G = 14 dB
G = 10 dB
G = 6 dB
G = 14 dB
G = 10 dB
G = 6 dB
10
8
10
8
6
6
4
4
V
= 2 V
PP
V
= 100 mV
2
2
OD
O
PP
0
0
100 k
1 M
10 M
100 M
1 G
10 G
100 k
1 M
10 M
100 M
1 G
10 G
f - Frequency - Hz
f - Frequency - Hz
Figure 2.
Figure 3.
HD2 vs FREQUENCY
HD3 vs FREQUENCY
-60
-50
-60
-70
-80
G = 6 dB,
G = 6 dB,
= 2 V
V
OD
= 2 V
PP
V
OD
PP
-70
-80
R
= 100 W
L
-90
R
= 499 W
L
R
= 1 kW
-90
L
R
= 200 W
L
R
= 100 W
L
-100
-100
-110
R
= 200 W
L
-110
R
= 1 kW
L
R
= 499 W
L
-120
-120
1 M
10 M
100 M
1 G
1 M
10 M
100 M
1 G
f - Frequency - Hz
f - Frequency - Hz
Figure 4.
Figure 5.
HD2 vs FREQUENCY
HD3 vs FREQUENCY
-60
-60
G = 10 dB,
G = 10 dB,
= 2 V
V
= 2 V
PP
V
OD
OD
PP
-70
-70
-80
-80
R
= 100 W
L
R
= 1 kW
L
-90
-90
R
= 200 W
R
= 100 W
L
L
-100
-110
-120
-100
R
= 200 W
L
R
= 499 W
-110
L
R
= 499 W
L
R
= 1 kW
L
-120
1 M
10 M
1 G
100 M
1 M
10 M
100 M
1 G
f - Frequency - Hz
f - Frequency - Hz
Figure 6.
Figure 7.
7
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
HD2 vs FREQUENCY
HD3 vs FREQUENCY
-60
-70
-90
-80
-50
G = 14 dB,
G = 14 dB,
V
OD
= 2 V
PP
V
= 2 V
OD
PP
-60
-70
R
= 100 W
L
-80
R
= 1 kW
L
R
= 200 W
L
-90
-100
-110
-120
R
= 499 W
L
R
= 499 W
R
= 100 W
L
L
-100
R
= 200 W
L
R
= 1 kW
L
-110
1 M
10 M
100 M
1 G
1 M
10 M
100 M
1 G
f - Frequency - Hz
f - Frequency - Hz
Figure 8.
Figure 9.
HD3 vs OUTPUT VOLTAGE
HD2 vs OUTPUT VOLTAGE
-40
-40
G = 10 dB,
= 2 V
f = 150 MHz
f = 150 MHz
G = 10 dB,
V
-50
OD
PP
V
OD
= 2 V
-50
PP
f = 100 MHz
f = 100 MHz
f = 64 MHz
f = 32 MHz
-60
-60
f = 64 MHz
-70
-70
f = 32 MHz
-80
-90
-80
-90
f = 8 MHz
-100
-100
f = 16 MHz
f = 16 MHz
-110
-110
f = 8 MHz
-120
-120
0
1
2
3
4
5
0
1
2
3
4
5
V
- Output Voltage -V
V
- Output Voltage -V
O
PP
O
PP
Figure 10.
Figure 11.
HD2 vs CM OUTPUT VOLTAGE
HD3 vs CM OUTPUT VOLTAGE
10
0
V
= 1.2 V to 3.8 V
CM
V
= 1.2 V to 3.8 V
CM
V
OD
= 2 V
PP
V
OD
= 2 V
PP
-10
-30
-50
-70
-90
-20
150 MHz
150 MHz
100 MHz
-40
100 MHz
-60
-80
64 MHz
64 MHz
16 MHz
-100
-110
1 MHz
1 MHz
4 MHz
16 MHz
4 MHz
1.6
-120
-130
1.2
1.6
2
2.4
2.8
3.2
3.6 3.8
1.2
2
2.4
2.8
3.2
3.6 3.8
CM - Common Mode Input Voltage - V
CM - Common Mode Input Voltage - V
Figure 12.
Figure 13.
8
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
IMD2 vs FREQUENCY
IMD3 vs FREQUENCY
−30
-50
-60
-70
G = 6 dB,
= 2 V Envelope,
G = 6 dB,
V
V
= 2 V Envelope,
PP
OD
PP
OD
−40
200 kHz Tone Spacing
200 kHz Tone Spacing
R
= 200 W
L
R
= 100 W
L
−50
R
= 100 W
L
R
= 200 W
L
−60
−70
−80
-80
-90
R
= 499 W
L
R
= 1 kW
L
R
= 1 kW
-100
L
−90
R
= 499 W
L
−100
-110
0
50
100
150
200
0
50
100
150
200
f - Frequency - MHz
f − Frequency − MHz
Figure 14.
Figure 15.
IMD2 vs FREQUENCY
IMD3 vs FREQUENCY
-30
-60
-65
-70
-75
G = 10 dB,
= 2 V Envelope,
G = 10 dB,
V = 2 V Envelope,
V
R
= 100 W
R
= 100 W
OD
PP
L
OD
PP
L
-40
-50
-60
200 kHz Tone Spacing
200 kHz Tone Spacing
R
= 200 W
L
R
= 200 W
L
-80
-85
-70
R
= 499 W
L
R
= 1 kW
L
-80
-90
R
= 1 kW
L
-90
-95
R
= 499 W
L
-100
-100
0
50
100
150
200
0
50
100
150
200
f - Frequency - MHz
f - Frequency - MHz
Figure 16.
Figure 17.
IMD2 vs FREQUENCY
IMD3 vs FREQUENCY
-60
-65
-70
-75
-40
-50
-60
R
= 100 W
L
R
= 100 W
L
R
= 200 W
R
= 200 W
L
L
R
= 1 kW
-80
-85
-90
-95
L
-70
R
= 1 kW
L
R
= 499 W
L
-80
G = 14 dB,
= 2 V Envelope,
-100
-105
-110
G = 14 dB,
= 2 V Envelope,
V
-90
V
OD
PP
R
= 499 W
OD
PP
L
200 kHz Tone Spacing
200 kHz Tone Spacing
-100
0
50
100
150
200
0
50
100
150
200
f - Frequency - MHz
f - Frequency - MHz
Figure 18.
Figure 19.
9
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
OIP2 vs FREQUENCY
OIP3 vs FREQUENCY
90
50
45
40
35
30
25
G = 10 dB
85
80
G = 14 dB
G = 10 dB
75
70
65
G = 6 dB
G = 14 dB
G = 6 dB
60
55
R
= 100 W,
R
= 100 W,
L
50
45
40
L
V
= 2 V Envelope,
PP
V
= 2 V Envelope,
PP
OD
OD
200 kHz Tone Spacing
200 kHz Tone Spacing
0
50
100
150
200
0
50
100
150
200
f - Frequency - MHz
f - Frequency - MHz
Figure 20.
Figure 21.
S-PARAMETERS vs FREQUENCY
TRANSITION RATE vs OUTPUT VOLTAGE
20
8000
7000
6000
5000
4000
Rising
Gain = 10 dB,
10
0
R
= 200 W
L
S21
S11
S22
20 % - 80%
-10
-20
-30
-40
Falling
-50
-60
-70
-80
-90
3000
2000
1000
0
S12
100 k
1 M
10 M
100 M
1 G
10 G
0
0.5
1
1.5
2
2.5
3
3.5
4
f - Frequency - Hz
Figure 22.
V
- Output Voltage - V
O
Figure 23.
TRANSIENT RESPONSE
SETTLING TIME
4
0.5
3.75
V
= 2 V step
OD
3.5
0.3
3.25
3
0.1
Gain = 10 dB,
R = 200 W,
L
2.75
2.5
V
OD
= 2 V
PP
2.25
-0.1
2
1.75
-0.3
1.5
1.25
1
-0.5
t - Time - (250 psec/div)
t - Time - 1 ns/div
Figure 24.
Figure 25.
10
Submit Documentation Feedback
THS4508
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
REJECTION RATIO vs FREQUENCY
www.ti.com
0.1-dB FLATNESS
10.5
100
90
80
70
60
50
40
10.4
10.3
10.2
10.1
10
V
= 100 mV
PSRR+
OD
PP
CMRR
9.9
30
V
= V / 2,
S
9.8
CM
20
R
= 200 W
L
9.7
10
9.6
0
10 k
100 k
1 M
10 M
100 M
1 G
100 k
1 M
10 M
100 M
1 G
f - Frequency - Hz
f - Frequency - Hz
Figure 26.
Figure 27.
OUTPUT IMPEDANCE vs FREQUENCY
OVERDRIVE RECOVERY
5.75
100
2
4.75
Input
1.5
3.75
2.75
1.75
0.75
-0.25
1
10
Output
0.5
0
-1.25
1
-0.5
-2.25
Gain = 10 dB,
R = 200 W
L
-3.25
-4.25
-5.25
-1
-1.5
0.1
t - Time - 100 ns/div
100 k
1 M
10 M
100 M
1 G
f - Frequency - Hz
Figure 28.
Figure 29.
VOD SWING vs LOAD RESISTANCE
TURN-OFF TIME
7
3.2
6.4
6
3
2.8
2.6
5.6
5.2
4.8
4.
4
6
Output
2.4
2.2
2
5
4
3
1.8
3.6
3.2
2.8
2.4
2
PD Input
1.6
1.4
1.2
1
2
1
0
1.6
0.8
0.6
0.4
0.2
0
Gain = 10 dB,
R = 200 W
L
1.2
0.8
0.4
0
10
100
1000
t - Time - (2.5 ms/div)
R
- Load Resistance - kW
L
Figure 30.
Figure 31.
11
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
TURN-ON TIME
INPUT OFFSET VOLTAGE vs CM INPUT VOLTAGE
10
3
6.4
6
PD Input
2.8
9
8
7
5.6
5.2
2.6
2.4
4.8
2.2
Output
4.
2
1.8
1.6
4
6
5
4
3
2
3.6
3.2
1.4
1.2
1
2.8
2.4
0.8
2
0.6
1.6
1.2
0.8
0.4
0
Gain = 10 dB,
0.4
R
= 200 W
L
0.2
1
0
0
-0.2
-0.5
0
0.5
1
1.5
2
2.5
3
t - Time - (2.5 ms/div)
V
- Commom-Mode Input Voltage - V
IC
Figure 32.
Figure 33.
OPEN LOOP GAIN AND PHASE vs FREQUENCY
INPUT REFERRED NOISE vs FREQUENCY
100
10
1
50
90
80
0
70
60
50
40
−50
−100
I
n
30
−150
20
V
n
10
−200
0
−250
−10
1
100
10 k
1 M
100 M
10 G
0.01
0.1
1
10
f − Frequency − Hz
f - Frequency - Hz
Figure 34.
Figure 35.
NOISE FIGURE vs FREQUENCY
QUIESCENT CURRENT vs SUPPLY VOLTAGE
22
21
20
44
o
= 25 C
T
A
G = 6 dB
42
o
= 85 C
T
A
40
38
36
19
G = 10 dB
18
17
16
15
14
13
12
o
= -40 C
G = 14 dB
T
A
50-W System
34
32
G = 20 dB
30
28
3.75
4
4.25
4.5
4.75
5
5.25
0
20 40
60
80 100 120 140 160 180 200
V
S
- Supply Voltage - V
f - Frequency - MHz
Figure 36.
Figure 37.
12
Submit Documentation Feedback
THS4508
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
CM INPUT IMPEDANCE vs FREQUENCY
www.ti.com
OUTPUT BALANCE ERROR vs FREQUENCY
0
-10
-20
100 k
Gain = 10 dB,
= V / 2,
V
COM
S
R
= 200 W,
L
10 k
V
= 2 V
PP
OD
-30
1 k
-40
100
-50
-60
10
100 k
1 M
10 M
100 M
1 G
100 k
1 M
10 M
100 M
1 G
f - Frequency - Hz
f - Frequency - Hz
Figure 38.
Figure 39.
CM SMALL SIGNAL FREQUENCY RESPONSE
CM BIAS CURRENT vs CM INPUT VOLTAGE
5
200
100
0
0
-5
-10
-15
-100
-20
-200
-25
-30
-300
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
100 k
1 M
10 M
100 M
1 G
f - Frequency - Hz
V
- Common-Mode Input Voltage - V
IC
Figure 40.
Figure 41.
VOD OFFSET VOLTAGE vs CM INPUT VOLTAGE
VOC OFFSET VOLTAGE vs CM INPUT VOLTAGE
5
4
3
2
50
40
30
20
10
0
-10
-20
1
0
-30
-40
-50
-1
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
V
- Common-Mode Input Voltage - V
IC
V
- Common-Mode Input Voltage - V
IC
Figure 42.
Figure 43.
13
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
TEST CIRCUITS
The output is probed using
a
high-impedance
differential probe across the 100-Ω resistor. The gain
is referred to the amplifier output by adding back the
6-dB loss due to the voltage divider on the output.
The THS4508 is tested with the following test circuits
built on the EVM. For simplicity, the power supply
decoupling is not shown – see the layout in the
application information section for recommendations.
Depending on the test conditions, component values
are changed per the following tables, or as otherwise
noted. The signal generators used are ac coupled
50-Ω sources and a 0.22-µF capacitor and a 49.9-Ω
resistor to ground are inserted across RIT on the
alternate input to balance the circuit.
V
IN
R
R
G
F
From
50 W
Source
5 V
R
IT
49.9 W
Output Measured
Here With High
Impedance
100 W
THS4508
R
49.9 W
G
Differential Probe
0.22 mF
49.9 W
CM
Open
0.22 mF
R
IT
Table 1. Gain Component Values
R
F
GAIN
6 dB
RF
RG
RIT
Figure 44. Frequency Response Test Circuit
Distortion and 1 db Compression
348 Ω
348 Ω
348 Ω
348 Ω
165 Ω
100 Ω
56.2 Ω
16.5 Ω
61.9 Ω
69.8 Ω
88.7 Ω
287 Ω
10 dB
14 dB
20 dB
The circuit shown in Figure 45 is used to measure
harmonic distortion, intermodulation distortion, and
1-db compression point of the amplifier.
Note the gain setting includes 50-Ω source
impedance. Components are chosen to achieve
gain and 50-Ω input termination.
A signal generator is used as the signal source and
the output is measured with a spectrum analyzer. The
output impedance of the signal generator is 50 Ω. RIT
and RG are chosen to impedance-match to 50 Ω, and
to maintain the proper gain. To balance the amplifier,
a 0.22-µF capacitor and 49.9-Ω resistor to ground are
inserted across RIT on the alternate input.
Table 2. Load Component Values
RL
RO
ROT
Atten.
6 dB
100 Ω
200 Ω
499 Ω
1k Ω
25 Ω
open
86.6 Ω
237 Ω
487 Ω
69.8 Ω
56.2 Ω
52.3 Ω
16.8 dB
25.5 dB
31.8 dB
A low-pass filter is inserted in series with the input to
reduce harmonics generated at the signal source.
The level of the fundamental is measured, then a
high-pass filter is inserted at the output to reduce the
fundamental so that it does not generate distortion in
the input of the spectrum analyzer.
Note the total load includes 50-Ω termination by
the test equipment. Components are chosen to
achieve load and 50-Ω line termination through a
1:1 transformer.
The transformer used in the output to convert the
signal from differential to single ended is an
ADT1-1WT. It limits the frequency response of the
circuit so that measurements cannot be made below
approximately 1 MHZ.
Due to the voltage divider on the output formed by
the load component values, the amplifier's output is
attenuated. The column Atten in Table 2 shows the
attenuation expected from the resistor divider. When
using a transformer at the output as shown in
Figure 45, the signal will see slightly more loss, and
these numbers will be approximate.
V
IN
R
F
R
G
From
50 W
Source
5 V
R
IT
V
OUT
R
O
1:1
To 50 W
Test
Frequency Response
Equipment
R
OT
THS4508
R
G
R
O
The circuit shown in Figure 44 is used to measure the
frequency response of the circuit.
CM
0.22 mF
R
IT
Open
0.22 mF
49.9 W
A network analyzer is used as the signal source and
as the measurement device. The output impedance
of the network analyzer is 50 Ω. RIT and RG are
chosen to impedance match to 50 Ω, and to maintain
the proper gain. To balance the amplifier, a 0.22-µF
capacitor and 49.9-Ω resistor to ground are inserted
across RIT on the alternate input.
R
F
Figure 45. Distortion Test Circuit
The 1-dB compression point is measured with a
spectrum analyzer with 50-Ω double termination or
14
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
100-Ω termination as shown in Table 2. The input
power is increased until the output is 1 dB lower than
expected. The number reported in the table data is
the power delivered to the spectrum analyzer input.
Add 3 dB to refer to the amplifier output.
at VOUT+ or VOUT– with the input injected at VIN, RCM =
0 Ω and RCMT = 49.9 Ω. The input impedance is
measured with RCM = 49.9 Ω with RCMT = open, and
calculated by measuring the voltage drop across RCM
to determine the input current.
RG
RF
S-Parameter, Slew Rate, Transient Response,
Settling Time, Output Impedance, Overdrive,
Output Voltage, and Turn-On/Off Time
0.22 mF
5 V
RIT
49.9 W
To
49.9 W
VOUT–
The circuit shown in Figure 46 is used to measure
s-parameters, slew rate, transient response, settling
time, output impedance, overdrive recovery, output
voltage swing, and turn-on/turn-off times of the
amplifier. For output impedance, the signal is injected
at VOUT with VIN left open and the drop across the
49.9 Ω resistor is used to calculate the impedance
seen looking into the amplifier’s output.
50-W
THS4508
RG
49.9 W
Test
VOUT+
Equipment
0.22 mF
CM
RCM
RIT
VIN From
50-W
49.9 W
RCMT
source
RF
Figure 47. CM Input Test Circuit
Because S21 is measured single-ended at the load
with 50-Ω double termination, add 12 dB to refer to
the amplifier’s output as a differential signal.
CMRR and PSRR
The circuit shown in Figure 48 is used to measure the
CMRR and PSRR of VS+ and VS–. The input is
switched appropriately to match the test being
performed.
V
IN
From
50-W
R
R
F
G
Source
5 V
R
IT
49.9 W
348 W
V
S+
V
OUT+
To 50-W
Test
THS4508
49.9 W
R
G
5 V
PSRR+
Equipment
V
OUT-
V
IN
49.9 W
Output
From
50 W
0.22 mF
100 W
100 W
CM
Measured
Here
R
Open
0.22 mF
IT
CMRR
PSRR-
Source
THS4508
100 W
49.9 W
With High
Impedance
Differential
Probe
49.9 W
CM
R
F
Open
0.22 mF
V
S-
69.8 W
Figure 46. S-Parameter, SR, Transient Response,
Settling Time, ZO, Overdrive Recovery, VOUT
Swing, and Turn-on/off Test Circuit
348 W
Figure 48. CMRR and PSRR Test Circuit
CM Input
The circuit shown in Figure 47 is used to measure the
frequency response and input impedance of the CM
input. Frequency response is measured single-ended
15
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
APPLICATION INFORMATION
R
R
F
G
Single-Ended
Input
APPLICATIONS
Differential
5 V
The following circuits show application information for
the THS4508. For simplicity, power supply decoupling
capacitors are not shown in these diagrams. For
more detail on the use and operation of fully
differential operational amplifiers, refer to application
report Fully-Differential Amplifiers (SLOA054) .
Output
V
OUT–
+
–
THS4508
R
G
+
–
V
OUT+
Differential Input to Differential Output Amplifier
The THS4508 is
a fully differential operational
R
F
amplifier, and can be used to amplify differential input
signals to differential output signals. A basic block
diagram of the circuit is shown in Figure 49 (CM input
not shown). The gain of the circuit is set by RF
divided by RG.
Figure 50. Single-Ended Input to Differential
Output Amplifier
Input Common-Mode Voltage Range
R
F
The input common-model voltage of a fully differential
operational amplifier is the voltage at the (+) and (–)
input pins of the operational amplifier.
Differential
Differential
5 V
Input
Output
It is important to not violate the input common-mode
voltage range (VICR) of the operational amplifier.
Assuming the operational amplifier is in linear
operation the voltage across the input pins is only a
few millivolts at most. So finding the voltage at one
input pin determines the input common-mode voltage
of the operational amplifier.
R
G
V
V
IN+
OUT–
+
–
THS4508
R
G
V
IN–
+
V
OUT+
–
Treating the negative input as a summing node, the
voltage is given by Equation 1:
R
F
æ
ö
æ
ö
R
R
G
F
Figure 49. Differential Input to Differential Output
Amplifier
ç
= V
ç
÷
ç
+ V
IN-
ç
÷
V
IC
´
´
OUT+
÷
÷
R
+ R
R
+ R
G
F
G
F
ø
è
ø
è
(1)
To determine the VICR of the operational amplifier, the
voltage at the negative input is evaluated at the
Depending on the source and load, input and output
termination can be accomplished by adding RIT and
RO.
extremes of VOUT+
.
As the gain of the operational amplifier increases, the
input common-mode voltage becomes closer and
closer to the input common-mode voltage of the
source.
Single-Ended Input to Differential Output
Amplifier
The THS4508 can be used to amplify and convert
single-ended input signals to differential output
signals. A basic block diagram of the circuit is shown
in Figure 50 (CM input not shown). The gain of the
circuit is again set by RF divided by RG.
Setting the Output Common-Mode Voltage
The output common-mode voltage is set by the
voltage at the CM pin(s). The internal common-mode
control circuit maintains the output common-mode
voltage within 5-mV offset (typical) from the set
voltage, when set within 0.5 V of mid-supply. If left
unconnected, the common-mode set point is set to
mid-supply by internal circuitry, which may be
over-driven from an external source. Figure 51 is
representative of the CM input. The internal CM
circuit has about 700 MHz of –3-dB bandwidth, which
16
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
is required for best performance, but it is intended to
be a dc-bias input pin. Bypass capacitors are
recommended on this pin to reduce noise at the
output. The external current required to overdrive the
internal resistor divider is given by Equation 2:
RS
RF
RG
V
= 3.75 V to 5 V
S+
R
R
IT
PD
VSignal
RO
VOUT-
2V - (V - V )
CM S+ S-
THS4508
RG
RO
I
=
EXT
VOUT+
50 kW
CM
(2)
RS
R
VS–
R
IT
PD
where VCM is the voltage applied to the CM pin, and
VS+ ranges from 3.75 V to 5 V, and VS- is 0 V
(ground).
VCM
RF
Figure 52. THS4508 DC Coupled Single-Source
Supply Range From 3.75 V to 5 V With RPD Used
To Set VIC
V
S+
50 kW
I
EXT
Note that in Figure 52, the source is referenced to
ground as is the input termination resistor RIT. The
proper value of resistance to add can be calculated
from Equation 3:
to internal
CM
CM circuit
50 kW
1
R
=
P D
é
ê
ê
ê
ù
ú
ú
ú
V
S–
1
1 .6
S +
1
-
Figure 51. CM Input Circuit
V
R
R
F
I
- 1 .6
ê
ë
ú
û
2
Device Operation with Single Power Supplies
Less than 5 V
(3)
where RI = RG + RS||RIT.
The THS4508 is optimized to work in systems using a
5-V single supply, and the characterization data
presented in this data sheet was taken with 5-V
single-supply inputs. For ac-coupled systems or
dc-coupled systems operating with supplies less than
5 V and greater than 3.75 V, the amplifier input
common-mode range is maximized by adding
pull-down resistors at the device inputs. The
pull-down resistors provide additional loading at the
input, and lower the common-mode voltage that is fed
back into the device input through resistor RF.
Figure 52 shows the circuit configuration for this
mode of operation where RPD is added to the
dc-coupled circuit to avoid violating the VICR of the
operational amplifier. Note RS and RIT are added to
the alternate input from the signal input to balance
the amplifier. One resistor that is equal to the
combined value RI = RG + RS||RIT can be placed at
the alternate input.
VS+ is the power-supply voltage, RF is the feedback
resistance, RG is the gain-setting resistance, RS is the
signal source resistance, and RIT is the termination
resistance.
Table 3 is a modification of Table 1 to add the proper
values with RPD assuming VS+ = 3.75 V, a dc-coupled
50-Ω source impedance, and setting the output
common-mode voltage to mid-supply.
Table 3. RPD Values for Various Gains,
VS+ = 3.75 V, DC-coupled Signal Source
Gain
6 dB
RF
RG
RIT
RPD
348 Ω
348 Ω
348 Ω
348 Ω
169 Ω
102 Ω
61.9 Ω
40.2 Ω
64.9 Ω
78.7 Ω
115 Ω
221 Ω
86.6 Ω
110 Ω
158 Ω
226 Ω
10 dB
14 dB
20 dB
If the signal originates from an ac-coupled 50-Ω
source (see Figure 53), the equivalent dc-source
resistance is an open circuit and RI = RG + RIT.
Table 4 is a modification of Table 1 to add the proper
values with RPD assuming VS+
= 3.75 V, an
ac-coupled 50-Ω source impedance, and setting the
output common-mode voltage to mid-supply.
17
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
Table 4. RPD Values for Various Gains,
VS+ = 3.75 V, AC-coupled Signal Source
0.8
0.6
0.4
Gain
6 dB
RF
RG
RIT
RPD
348 Ω
348 Ω
348 Ω
348 Ω
169 Ω
102 Ω
61.9 Ω
40.2 Ω
64.9 Ω
78.7 Ω
115 Ω
221 Ω
80.6 Ω
90.9 Ω
90.9 Ω
77.6 Ω
10 dB
14 dB
20 dB
0.2
0
C
RS
RG
RF
-0.2
V
= 3.75 V to 5 V
R
RPD
S+
IT
VSignal
-0.4
0
5
10
t - Time - ms
15
20
RO
VOUT-
THS4508
RO
RG
VOUT+
Figure 55. Y' Signal With 3-Level Sync and Video
Signal
C
CM
VS-
R
RPD
RS
IT
1.5
RF
Figure 53. THS4508 AC Coupled Single-Source
Supply Range From 3.75 V to 5 V With RPD Used
To Set VIC
1
0.5
Video Buffer
0
Figure 54 shows a possible application of the
THS4508 as a dc-coupled video buffer with a gain of
2. Figure 55 shows a plot of the Y' signal originating
from a HDTV 720p video system. The input signal
includes a 3-level sync (minimum level at -0.3 V), and
the portion of the video signal with maximum
amplitude of 0.7 V. Although the buffer draws its
power from a 5-V single-ended power supply, internal
level shifters allow the buffer to support input signals
which are as much as -0.3 V below ground. This
allows maximum design flexibility while maintaining a
minimum parts count. Figure 56 shows the differential
output of the buffer. Note that the dc-coupled
amplifier can introduce a dc offset on a signal applied
at its input
-0.5
-1
0
5
10
t - Time - ms
15
20
Figure 56. Video Buffer Differential Output Signal
THS4508 + ADS5500 Combined Performance
The THS4508 is designed to be a high performance
drive amplifier for high performance data converters
like the ADS5500 14-bit 125-MSPS ADC. Figure 57
shows a circuit combining the two devices, and
Figure 58 shows the combined SNR and SFDR
performance versus frequency with –1 dBFS input
signal level sampling at 125 MSPS. The THS4508
amplifier circuit provides 10 dB of gain, and converts
the single-ended input signal to a differential output
signal. The default common-mode output of the
THS4508 (2.5 V) is not compatible with the required
common-mode input of the ADS5500 (1.55 V), so
dc-blocking capacitors are added (0.22 µF). Note that
a biasing circuit (not shown in Figure 57) is needed to
provide the required common-mode, dc-input for the
ADS5500. The 100-Ω resistors and 2.7-pF capacitor
between the THS4508 outputs and ADS5500 inputs
along with the input capacitance of the ADS5500 limit
the bandwidth of the signal to 115 MHz (–3 dB). For
testing, a signal generator is used for the signal
source. The generator is an ac-coupled 50-Ω source.
A band-pass filter is inserted in series with the input
to reduce harmonics and noise from the signal
Video
Source
R
= 75 W
V
175 W
348 W
S
IN
V
= 5 V
S+
130 W
V
Signal
R
O
V
THS4508
R
OD
175 W
O
V
CM
V
75 W
130 W
S-
348 W
Figure 54. Single-Supply Video Buffer, Gain = 2
18
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
source. Input termination is accomplished via the
69.8-Ω resistor and 0.22-µF capacitor to ground in
conjunction with the input impedance of the amplifier
circuit. A 0.22-µF capacitor and 49.9-Ω resistor is
inserted to ground across the 69.8-Ω resistor and
0.22-µF capacitor on the alternate input to balance
The 225-Ω resistors and 2.7-pF capacitor between
the THS4508 outputs and ADS5424 inputs (along
with the input capacitance of the ADC) limit the
bandwidth of the signal to about 100 MHz (-3 dB).
When the THS4508 is operated from a single power
supply with VS+ = 5 V and VS- = ground, the 2.5-V
output common-mode voltage is compatible with the
recommended value of the ADS5424 input
common-mode voltage (2.4 V).
the circuit. Gain is
a function of the source
impedance, termination, and 348-Ω feedback resistor.
See Table 1 for component values to set proper 50-Ω
termination for other common gains.
VIN
100 W
348 W
From
50-W
VIN
100 W
348 W
From
50-W
5 V
source
69.8 W
14-bit,
source
5 V
69.8 W
14-bit,
105 MSPS
225 W
125 MSPS
0.22 mF 100 W
AIN+
AIN +
ADS5424
THS4508
2.7pF
100
225 W
THS4508
ADS5500
2.7 pF
AIN–
100 W
VBG
AIN -
CM
CM
0.22 mF 100 W
49.9 W
69.8 W
49.9 W
CM
49.9 W
69.8 W
0.22 mF
0.1 mF
0.1 mF
0.22 mF
0.1 mF
348 W
348 W
Figure 59. THS4508 + ADS5424 Circuit
Figure 57. THS4508 + ADS5500 Circuit
95
90
85
80
95
SFDR
90
85
SFDR
80
75
75
SNR
SNR
70
70
65
65
60
10
20
30
40
50
60
10
20
30
40
50
60
70
80
90
100 110
Input Frequency - MHz
Input Frequency - MHz
Figure 60. THS4508 + ADS5424 SFDR and SNR
Performance vs Frequency
Figure 58. THS4508 + ADS5500 SFDR and SNR
Performance versus Frequency
THS4508 + ADS5424 Combined Performance
Figure 59 shows the THS4508 driving the ADS5424
ADC, and Figure 60 shows their combined SNR and
SFDR performance versus frequency with –1 dBFS
input signal level and sampling at 80 MSPS.
As before, the THS4508 amplifier provides 10 dB of
gain, converts the single-ended input to differential,
and sets the proper input common-mode voltage to
the ADS5424. Input termination and circuit testing is
the same as described above for the THS4508 +
ADS5500 circuit.
19
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
Layout Recommendations
and L3.
8. A single-point connection to ground on L2 is
recommended for the input termination resistors
R1 and R2. This should be applied to the input
gain resistors if termination is not used.
It is recommended to follow the layout of the external
components near the amplifier, ground plane
construction, and power routing of the EVM as
closely as possible. General guidelines are:
9. The THS4508 recommended PCB footprint is
shown in Figure 61.
1. Signal routing should be direct and as short as
possible into and out of the operational amplifier
circuit.
0.144
0.049
2. The feedback path should be short and direct
avoiding vias.
3. Ground or power planes should be removed from
directly under the amplifier’s input and output
pins.
0.012
Pin 1
0.0095
4. An output resistor is recommended on each
output, as near to the output pin as possible.
0.015
0.144
0.0705
0.0195
5. Two 10-µF and two 0.1-µF power-supply
decoupling capacitors should be placed as near
to the power-supply pins as possible.
0.010
vias
0.032
6. Two 0.1-µF capacitors should be placed between
the CM input pins and ground. This limits noise
coupled into the pins. One each should be placed
to ground near pin 4 and pin 9.
0.030
0.0245
Top View
7. It is recommended to split the ground pane on
layer 2 (L2) as shown below and to use a solid
ground on layer 3 (L3). A single-point connection
should be used between each split section on L2
Figure 61. QFN Etch and Via Pattern
20
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
THS4508 EVM
Figure 62 is the THS4508 EVAL1 EVM schematic, layers 1 through 4 of the PCB are shown in Figure 63 through
Figure 66 , and Table 5 is the bill of material for the EVM as supplied from TI.
GND
V
S+
J5
J6
VCC
10 mF
10 mF
0.1 mF
0.1 mF
C12
TP1
C3
C5
C13
J8
R5
348 W
R1
69.8 W
R3
VCC
VCC
R9
open
6
8
J1
5
7
12
PD
J3
C15
3
100 W
R12
R7
C1
T1
2
V
open
-
O+
6
1
R11
69.8 W
86.6 W
49.9 W
U1
11
0.22 mF
C8
open
C7
R8
+
V
5
O-
J2
open
R4
PwrPad 10
4
3
4
86.6 W
Vocm
XFMR_ADT1-1WT
C2
100 W
15 13
14 16
9
open
R2
69.8 W
R10
open
R6
J7
348 W
TP3
TP2
C14
0.1 mF
C11
0.1 mF
Figure 62. THS4508 EVAL1 EVM Schematic
21
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
Table 5. THS4508RGT EVM Bill of Materials
SMD
SIZE
REFERENCE
DESIGNATOR
PCB
QTY
MANUFACTURER'S
PART NUMBER(1)
ITEM
DESCRIPTION
1
2
CAP, 10.0 µF, Ceramic, X5R, 6.3V
CAP, 0.1 µF, Ceramic, X5R, 10V
CAP, 0.22 µF, Ceramic, X5R, 6.3V
OPEN
0805 C3, C5
2
4
1
6
2
1
3
2
2
2
2
1
2
(AVX) 08056D106KAT2A
(AVX) 0402ZD104KAT2A
(AVX) 04026D224KAT2A
0402 C11, C12, C13, C14
0402 C15
3
4
0402 C1, C2, C7, C8, C9, C10
0402 R9, R10
0402 R12
5
OPEN
6
Resistor, 49.9 Ω, 1/16W, 1%
Resistor, 69.8 Ω, 1/16W, 1%
Resistor, 86.6 Ω, 1/16W, 1%
Resistor, 100 Ω, 1/16W, 1%
Resistor, 348 Ω, 1/16W, 1%
Resistor, 0 Ω, 5%
(KOA) RK73H1ETTP49R9F
(KOA) RK73H1ETTP69R8F
(KOA) RK73H1ETTP86R6F
(KOA) RK73H1ETTP1000F
(KOA) RK73H1ETTP3480F
(KOA) RK73Z2ATTD
8
0402 R1, R2, R11
0402 R7, R8
9
10
11
12
13
0402 R3, R4
0402 R5, R6
0805 C4, C6
Transformer, RF
T1
(MINI-CIRCUITS) ADT1-1WT
Jack, banana receptance, 0.25" diameter
hole
14
J5, J6
(HH SMITH) 101
15
16
17
18
19
20
21
OPEN
J1, J7, J8
J2, J3
3
2
3
1
4
4
1
Connector, edge, SMA PCB Jack
Test point, Red
(JOHNSON) 142-0701-801
(KEYSTONE) 5000
(TI) THS4508RGT
TP1, TP2, TP3
U1
IC, THS4508
Standoff, 4-40 HEX, 0.625" length
SCREW, PHILLIPS, 4-40, 0.250"
Printed circuit board
(KEYSTONE) 1808
SHR-0440-016-SN
(TI) EDGE# 6468901
(1) The manufacturer's part numbers were used for tesr purposes only.
22
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
Figure 63. THS4508 EVM Top Layer
Figure 64. THS4508 EVM Layer 1
Figure 65. THS4508 EVM Layer 2
23
Submit Documentation Feedback
THS4508
www.ti.com
SLAS459A–SEPTEMBER 2005–REVISED FEBRUARY 2006
Figure 66. THS4508 EVM Bottom Layer
EVM WARNINGS AND RESTRICTIONS
It is important to operate this EVM within the input and output voltage ranges as specified in the table provided
below.
Input Range, VS+ to VS-
Input Range, VI
3.0 V to 6.0 V
3.0 V to 6.0 V NOT TO EXCEED VS+ or VS-
3.0 V to 6.0 V NOT TO EXCEED VS+ or VS-
Output Range, VO
Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If
there are questions concerning the input range, please contact a TI field representative prior to connecting the
input power.
Applying loads outside of the specified output range may result in unintended operation and/or possible
permanent damage to the EVM. Please consult the product data sheet or EVM user's guide (if user's guide is
available) prior to connecting any load to the EVM output. If there is uncertainty as to the load specification,
please contact a TI field representative.
During normal operation, some circuit components may have case temperatures greater than 30°C. The EVM is
designed to operate properly with certain components above 50°C as long as the input and output ranges are
maintained. These components include but are not limited to linear regulators, switching transistors, pass
transistors, and current sense resistors. These types of devices can be identified using the EVM schematic
located in the material provided. When placing measurement probes near these devices during operation, please
be aware that these devices may be very warm to the touch.
Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265
24
Submit Documentation Feedback
PACKAGE OPTION ADDENDUM
www.ti.com
27-Feb-2006
PACKAGING INFORMATION
Orderable Device
THS4508RGTR
Status (1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
QFN
RGT
16
16
16
16
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
THS4508RGTRG4
THS4508RGTT
QFN
QFN
QFN
RGT
RGT
RGT
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
THS4508RGTTG4
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Low Power Wireless www.ti.com/lpw
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2006, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明