NLV37WZ17USG [ONSEMI]
三非反向缓冲器,带施密特触发器输入;![NLV37WZ17USG](http://pdffile.icpdf.com/pdf1/p00119/img/icpdf/NL37WZ17_655750_icpdf.jpg)
型号: | NLV37WZ17USG |
厂家: | ![]() |
描述: | 三非反向缓冲器,带施密特触发器输入 栅 光电二极管 逻辑集成电路 触发器 栅极 |
文件: | 总6页 (文件大小:70K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
NL37WZ17
Triple Noninverting
Schmitt−Trigger Buffer
The NL37WZ17 is a high performance buffer with Schmitt−Trigger
inputs operating from a 1.65 to 5.5 V supply.
The NL37WZ17 can be used as a line receiver which will receive
slow input signals. The NL37WZ17 is capable of transforming slowly
changing input signals into sharply defined, jitter−free output signals.
In addition, it has a greater noise margin than conventional inverters.
The NL37WZ17 has hysteresis between the positive−going and the
negative−going input thresholds (typically 1.0 V) which is determined
internally by transistor ratios and is essentially insensitive to
temperature and supply voltage variations.
http://onsemi.com
MARKING
DIAGRAM
8
8
1
US8
LX M G
US SUFFIX
CASE 493
Features
G
• Designed for 1.65 V to 5.5 V V Operation
CC
• Over Voltage Tolerant Inputs and Outputs
1
• LVTTL Compatible − Interface Capability with 5 V TTL Logic
LX
M
G
= Device Code
= Date Code*
= Pb−Free Package
with V = 3 V
CC
• LVCMOS Compatible
• 24 mA Balanced Output Sink and Source Capability
• Near Zero Static Supply Current Substantially Reduces System
Power Requirements
(Note: Microdot may be in either location)
*Date Code orientation may vary depending upon
manufacturing location.
• Current Drive Capability is 24 mA at the Outputs
• Chip Complexity: FET = 94
• Pb−Free Package is Available
PIN ASSIGNMENT
1
2
IN A1
OUT Y3
3
4
IN A2
GND
IN A1
1
2
8
7
V
CC
5
6
OUT Y2
IN A3
OUT Y3
OUT Y1
IN A3
7
8
OUT Y1
V
CC
IN A2
GND
3
4
6
5
FUNCTION TABLE
A Input
OUT Y2
Y Output
L
L
H
H
Figure 1. Pinout
1
1
IN A1
OUT Y1
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
IN A2
IN A3
OUT Y2
OUT Y3
1
Figure 2. Logic Symbol
© Semiconductor Components Industries, LLC, 2006
1
Publication Order Number:
April, 2006 − Rev. 5
NL37WZ17/D
NL37WZ17
MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
V
V
V
DC Supply Voltage
*0.5 to )7.0
CC
I
DC Input Voltage
*0.5 ≤ V ≤ )7.0
V
I
DC Output Voltage
Output in Z or LOW State (Note 1)
V < GND
*0.5 ≤ V ≤ 7.0
V
O
O
I
I
I
I
I
DC Input Diode Current
*50
mA
mA
mA
mA
mA
°C
IK
I
DC Output Diode Current
DC Output Sink Current
V
< GND
*50
OK
O
O
$50
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature Range
Lead Temperature, 1 mm from Case for 10 Seconds
Junction Temperature under Bias
Thermal Resistance
$100
CC
GND
$100
T
T
T
q
*65 to )150
STG
260
°C
L
J
)150
°C
(Note 2)
333
200
°C/W
mW
JA
P
Power Dissipation in Still Air at 85°C
Moisture Sensitivity
D
MSL
Level 1
F
R
Flammability Rating
Oxygen Index: 28 to 34
UL 94 V−0 @ 0.125 in
V
ESD
ESD Withstand Voltage
Human Body Model (Note 3)
Machine Model (Note 4)
> 2000
> 200
N/A
V
Charged Device Model (Note 5)
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. I absolute maximum rating must be observed.
O
2. Measured with minimum pad spacing on an FR4 board, using 10 mm−by−1 inch, 2−ounce copper trace with no air flow.
3. Tested to EIA/JESD22−A114−A.
4. Tested to EIA/JESD22−A115−A.
5. Tested to JESD22−C101−A.
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
Max
Unit
V
CC
Supply Voltage
Operating
Data Retention Only
2.3
1.5
5.5
5.5
V
V
V
T
Input Voltage
(Note 6)
0
0
5.5
5.5
V
V
I
Output Voltage
(HIGH or LOW State)
O
Operating Free−Air Temperature
Input Transition Rise or Fall Rate
*40
)85
°C
A
Dt/DV
V
V
V
= 2.5 V $0.2 V
= 3.0 V $0.3 V
= 5.0 V $0.5 V
0
0
0
No Limit
No Limit
No Limit
ns/V
CC
CC
CC
6. Unused inputs may not be left open. All inputs must be tied to a high−logic voltage level or a low−logic input voltage level.
http://onsemi.com
2
NL37WZ17
DC ELECTRICAL CHARACTERISTICS
T
A
= 255C
*405C v T v 855C
A
V
CC
Min
1.0
1.2
1.3
1.9
2.2
0.4
0.5
0.6
1.0
1.2
0.25
0.3
0.4
0.6
0.7
Typ
Max
1.8
2.0
2.2
3.1
3.6
1.15
1.4
1.5
2.0
2.3
1.1
1.15
1.2
1.5
1.7
Min
1.0
1.2
1.3
1.9
2.2
0.4
0.5
0.6
1.0
1.2
0.25
0.3
0.4
0.6
0.7
Max
1.8
2.0
2.2
3.1
3.6
1.15
1.4
1.5
2.0
2.3
1.1
1.15
1.2
1.5
1.7
(V)
2.3
Symbol
Parameter
Condition
Unit
V )
T
Positive Input Threshold
Voltage
V
1.5
2.7
1.7
3.0
1.9
4.5
2.7
5.5
3.3
V *
T
Negative Input Threshold
Voltage
V
2.3
0.75
0.87
1.0
2.7
3.0
4.5
1.5
5.5
1.9
V
V
Input Hysteresis Voltage
2.3
0.75
0.83
0.93
1.2
V
V
H
2.7
3.0
4.5
5.5
1.4
High−Level Output Voltage
I
I
I
I
I
I
I
I
I
I
I
I
I
I
= −100 mA
= *3 mA
= *8 mA
= *12 mA
= *16 mA
= *24 mA
= *32 mA
= 100 mA
= 4 mA
1.65 to 5.5
1.65
2.3
V
CC
*0.1
V
V
CC
*0.1
OH
OH
OH
OH
OH
OH
OH
OH
OL
OL
OL
OL
OL
OL
OL
CC
V
IN
= V or V
IH IL
1.29
1.52
2.1
2.4
2.7
2.5
4.0
1.29
1.9
2.2
2.4
2.3
3.8
1.9
2.2
2.4
2.3
3.8
2.7
3.0
3.0
4.5
Low−Level Output Voltage
= V or V
V
OL
1.65 to 5.5
1.65
2.3
0.1
0.24
0.3
0.1
0.24
0.3
V
V
IN
IH
IL
0.08
0.2
= 8 mA
= 12 mA
= 16 mA
= 24 mA
= 32 mA
2.7
0.22
0.28
0.38
0.42
0.4
0.4
3.0
0.4
0.4
3.0
0.55
0.55
$0.1
1
0.55
0.55
$1.0
10
4.5
I
I
Input Leakage Current
V
V
= V or GND
0 to 5.5
0
mA
mA
IN
IN
CC
Power Off−Output Leakage
Current
= 5.5 V
OFF
OUT
I
Quiescent Supply Current
V
IN
= V or GND
5.5
1
10
mA
CC
CC
AC ELECTRICAL CHARACTERISTICS (Input t = t = 3.0 ns)
r
f
V
T
A
= 255C
Typ
4.3
*405C v T v 855C
CC
A
Symbol
Parameter
Condition
(V)
Min
1.8
1.5
1.8
1.0
1.2
Max
7.4
5.0
5.0
4.1
4.9
Min
1.8
1.5
1.8
1.0
1.2
Max
8.1
5.5
6.6
4.5
5.4
Unit
t
Propagation Delay
Input A to Y
(Figures 3 and 4)
2.5 $ 0.2
3.3 $ 0.3
ns
R = 1 MW, C = 15 pF
PLH
L
L
t
PHL
R = 1 MW, C = 15 pF
3.3
L
L
R = 500 W, C = 50 pF
4.0
L
L
R = 1 MW, C = 15 pF
5.0 $ 0.5
2.7
3.2
L
L
R = 500 W, C = 50 pF
L
L
http://onsemi.com
3
NL37WZ17
CAPACITIVE CHARACTERISTICS
Symbol
Parameter
Condition
= 5.5 V, V = 0 V or V
Typical
Unit
pF
C
C
Input Capacitance
V
CC
2.5
9
IN
I
CC
Power Dissipation Capacitance
(Note 7)
10 MHz, V = 3.3 V, V = 0 V or V
pF
PD
CC
I
CC
10 MHz, V = 5.5 V, V = 0 V or V
11
CC
I
CC
7. C is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
PD
Average operating current can be obtained by the equation: I
power consumption; P = C ꢀ V
) = C ꢀ V ꢀ f + I . C is used to determine the no−load dynamic
CC(OPR
PD CC in CC PD
2
ꢀ f + I ꢀ V
.
D
PD
CC
in
CC
CC
INPUT
OUTPUT
V
CC
A or B
50%
GND
R
C
L
L
t
t
PHL
PLH
Y
50% V
CC
A 1−MHz square input wave is recommended for
propagation delay tests.
Figure 3. Switching Waveforms
Figure 4. Test Circuit
4
3
2
1
(V ))
T
V typ
H
(V *)
T
2
2.5
3
3.5 3.6
V
CC
, POWER SUPPLY VOLTAGE (VOLTS)
V typ = (V ) typ) − (V * typ)
H
T
T
Figure 5. Typical Input Threshold, VT), VT* versus Power Supply Voltage
http://onsemi.com
4
NL37WZ17
V
CC
V
CC
V
H
V
H
V )
V )
T
T
V
in
V
in
V *
T
V *
T
GND
GND
V
V
OH
OL
OH
OL
V
out
V
out
V
V
(a) A Schmitt−Trigger Squares Up Inputs With
Slow Rise and Fall Times
(b) A Schmitt−Trigger Offers Maximum Noise Immunity
Figure 6. Typical Schmitt−Trigger Applications
DEVICE ORDERING INFORMATION
Device Order Number
NL37WZ17US
†
Package Type
Tape and Reel Size
US8
178 mm, 3000 Units / Tape & Reel
178 mm, 3000 Units / Tape & Reel
NL37WZ17USG
US8
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
5
NL37WZ17
PACKAGE DIMENSIONS
US8
US SUFFIX
CASE 493−02
ISSUE B
−X−
−Y−
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
A
J
8
5
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION “A” DOES NOT INCLUDE MOLD
FLASH, PROTRUSION OR GATE BURR.
MOLD FLASH. PROTRUSION AND GATE
BURR SHALL NOT EXCEED 0.140 MM
(0.0055”) PER SIDE.
DETAIL E
4. DIMENSION “B” DOES NOT INCLUDE
INTER−LEAD FLASH OR PROTRUSION.
INTER−LEAD FLASH AND PROTRUSION
SHALL NOT E3XCEED 0.140 (0.0055”) PER
SIDE.
B
L
5. LEAD FINISH IS SOLDER PLATING WITH
THICKNESS OF 0.0076−0.0203 MM.
(300−800 “).
6. ALL TOLERANCE UNLESS OTHERWISE
SPECIFIED 0.0508 (0.0002 “).
1
4
R
S
G
P
U
MILLIMETERS
INCHES
DIM
A
B
C
D
F
G
H
J
K
L
M
N
P
MIN
1.90
2.20
0.60
0.17
0.20
0.50 BSC
0.40 REF
0.10
MAX
2.10
2.40
0.90
0.25
0.35
MIN
MAX
0.083
0.094
0.035
0.010
0.014
C
0.075
0.087
0.024
0.007
0.008
0.020 BSC
0.016 REF
0.004
H
−T−
SEATING
PLANE
0.10 (0.004)
T
K
N
D
R 0.10 TYP
M
M
0.10 (0.004)
T
X Y
0.18
0.10
3.20
6
0.007
0.004
0.126
6
V
0.00
3.00
0
0.000
0.118
0
_
_
_
_
5
10
5
10
_
_
_
_
0.23
0.23
0.37
0.60
0.34
0.33
0.47
0.80
0.010
0.009
0.015
0.024
0.013
0.013
0.019
0.031
F
R
S
U
V
DETAIL E
0.12 BSC
0.005 BSC
SOLDERING FOOTPRINT*
3.8
0.15
1.8
0.07
0.50
0.0197
0.30
0.012
1.0
0.0394
mm
inches
ǒ
Ǔ
SCALE 8:1
*For additional information on our Pb−Free strategy
and soldering details, please download the
ON Semiconductor Soldering and Mounting
Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
For additional information, please contact your
local Sales Representative.
NL37WZ17/D
相关型号:
©2020 ICPDF网 联系我们和版权申明