BUK9277-55A,118_技术文档

BUK9277-55A

AK

DP

N-channel TrenchMOS logic level FET

Rev. 3 — 17 May 2011

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic

package using TrenchMOS technology. This product has been designed and qualified to

the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

Q101 compliant

Suitable for thermally demanding

environments due to 175 °C rating

Suitable for logic level gate drive

sources

1.3 Applications

12 V and 24 V loads

Motors, lamps and solenoids

Automotive and general purpose

power switching

1.4 Quick reference data

Table 1.

Symbol

V_DS

Quick reference data

Parameter

Conditions

Min Typ Max Unit

drain-source

voltage

T_j≥ 25 °C; T_j≤ 175 °C

-

55

18

51

V

I_D

drain current

V_GS= 5 V; T_mb= 25 °C;

A

see Figure 1; see Figure 4

P_tot

total power

dissipation

T_mb= 25 °C; see Figure 2

W

Static characteristics

R_DSondrain-source

V_GS= 10 V; I_D= 10 A; T_j= 25 °C

V_GS= 4.5 V; I_D= 10 A; T_j= 25 °C

-

59

-

69

86

77

mΩ

on-state

resistance

V_GS= 5 V; I_D= 10 A; T_j= 25 °C;

see Figure 13

65

Avalanche ruggedness

E_DS(AL)S

non-repetitive

drain-source

I_D= 18 A; V_sup≤ 55 V;

R_GS= 50 Ω; V_GS= 5 V;

-

33

mJ

avalanche energy T_j(init)= 25 °C; unclamped

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

2. Pinning information

Table 2.

Pinning information

Symbol Description

1

Simplified outline

Graphic symbol

G

D

S

D

gate

mb

D

2

drain

3

source

G

mb

mounting base; connected to drain

mbb076

S

2

1

3

SOT428 (DPAK)

3. Ordering information

Table 3.

Ordering information

Type number

Package

Name

Description

Version

BUK9277-55A

DPAK

plastic single-ended surface-mounted package (DPAK); 3 leads SOT428

(one lead cropped)

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

2 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

4. Limiting values

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

V_DS

Parameter

Conditions

Min

Max

55

Unit

V

drain-source voltage

drain-gate voltage

gate-source voltage

drain current

T_j≥ 25 °C; T_j≤ 175 °C

R_GS= 20 kΩ

-

V_DGR

V_GS

-

55

V

-15

-

15

V

I_D

T_mb= 25 °C; V_GS= 5 V; see Figure 1;

see Figure 4

18

A

T_mb= 100 °C; V_GS= 5 V; see Figure 1

-

13

73

A

I_DM

peak drain current

T_mb= 25 °C; pulsed; t_p≤ 10 µs;

see Figure 4

P_tot

T_stg

T_j

total power dissipation

storage temperature

junction temperature

T_mb= 25 °C; see Figure 2

-

51

W

-55

175

°C

Source-drain diode

I_S

source current

peak source current

T_mb= 25 °C

-

18

73

A

I_SM

pulsed; t_p≤ 10 µs; T_mb= 25 °C

Avalanche ruggedness

E_DS(AL)Snon-repetitive drain-source

I_D= 18 A; V_sup≤ 55 V; R_GS= 50 Ω;

V_GS= 5 V; T_j(init)= 25 °C; unclamped

-

33

-

mJ

J

avalanche energy

[1][2][3][4]

E_DS(AL)R

repetitive drain-source

avalanche energy

see Figure 3

[1] Maximum value not quoted. Repetitive rating defined in avalanche rating figure.

[2] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.

[3] Repetitive avalanche rating limited by an average junction temperature of 170 °C.

[4] Refer to application note AN10273 for further information.

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

3 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

03aa16

003aab510

20

120

I_D

P

(%)

der

(A)

15

10

5

80

40

0

50

100

150

200

0

50

100

150

200

T_mb(°C)

T

mb

(°C)

Fig 1. Continuous drain current as a function of

mounting base temperature

Fig 2. Normalized total power dissipation as a

function of mounting base temperature

003aab531

10²

I_AL

(A)

(1)

10

1

(2)

(3)

10^-1

10^-2

10^-3

10^-2

10^-1

1

10

t_AL(ms)

Fig 3. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

4 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

003aab511

10²

10 μs

Limit R_DSon= V_DS/ I_D

I_D

(A)

10

100 μs

1 ms

DC

10 ms

1

100 ms

10^-1

1

10

10²

V_DS(V)

Fig 4. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

5 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

5. Thermal characteristics

Table 5.

Symbol

R_th(j-mb)

Thermal characteristics

Parameter

Conditions

Min

Typ

Max

Unit

thermal resistance from junction to mounting

base

-

2.93

K/W

R_th(j-a)

thermal resistance from junction to ambient

see Figure 5

-

71.4

-

K/W

03ne00

10

Z

th(j-mb)

(K/W)

δ = 0.5

1

0.2

0.1

0.05

0.02

t

p

−1

P

10

δ =

T

single shot

t

p

T

−2

−6

−5

−4

−3

−2

−1

10

1

t

(s)

p

Fig 5. Transient thermal impedance from junction to mounting base as a function of pulse duration

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

6 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

6. Characteristics

Table 6.

Symbol

Characteristics

Parameter

Conditions

Min

Typ

Max

Unit

Static characteristics

V_(BR)DSSdrain-source breakdown

voltage

I_D= 0.25 mA; V_GS= 0 V; T_j= 25 °C

I_D= 0.25 mA; V_GS= 0 V; T_j= -55 °C

55

50

-

V

-

V_GS(th)

gate-source threshold voltage I_D= 1 mA; V_DS= V_GS; T_j= -55 °C;

see Figure 12

2.3

I_D= 1 mA; V_DS= V_GS; T_j= 25 °C;

see Figure 12

1

1.5

-

2

-

V

I_D= 1 mA; V_DS= V_GS; T_j= 175 °C;

see Figure 12

0.5

I_DSS

drain leakage current

gate leakage current

V_DS= 55 V; V_GS= 0 V; T_j= 175 °C

V_DS= 55 V; V_GS= 0 V; T_j= 25 °C

V_GS= 15 V; V_DS= 0 V; T_j= 25 °C

V_GS= -15 V; V_DS= 0 V; T_j= 25 °C

V_GS= 10 V; I_D= 10 A; T_j= 25 °C

V_GS= 4.5 V; I_D= 10 A; T_j= 25 °C

-

500

10

µA

0.05

µA

I_GSS

2

59

-

100

69

nA

R_DSon

drain-source on-state

resistance

mΩ

86

V_GS= 5 V; I_D= 10 A; T_j= 175 °C;

see Figure 13

-

154

V_GS= 5 V; I_D= 10 A; T_j= 25 °C;

-

65

77

mΩ

see Figure 13

Dynamic characteristics

Q_G(tot)

Q_GS

Q_GD

C_iss

C_oss

C_rss

t_d(on)

t_r

total gate charge

I_D= 10 A; V_DS= 44 V; V_GS= 5 V;

see Figure 14

-

11

-

nC

pF

ns

gate-source charge

gate-drain charge

input capacitance

output capacitance

reverse transfer capacitance

turn-on delay time

rise time

1.6

5

-

V_GS= 0 V; V_DS= 25 V; f = 1 MHz;

T_j= 25 °C; see Figure 15

440

90

60

10

47

28

33

2.5

643

110

93

-

V_DS= 30 V; R_L= 1.2 Ω; V_GS= 5 V;

R_G(ext)= 10 Ω; T_j= 25 °C

-

ns

t_d(off)

t_f

turn-off delay time

fall time

-

ns

-

ns

L_D

internal drain inductance

meausured from drain lead from

-

nH

package to centre of die ; T_j= 25 °C

L_S

internal source inductance

measured from source lead from

package to source bond pad ;

T_j= 25 °C

-

7.5

-

nH

V

Source-drain diode

V_SD

source-drain voltage

I_S= 15 A; V_GS= 0 V; T_j= 25 °C;

see Figure 16

-

0.85

1.2

t_rr

reverse recovery time

recovered charge

I_S= 20 A; dI_S/dt = -100 A/µs;

V_GS= -10 V; V_DS= 30 V; T_j= 25 °C

-

33

60

-

ns

Q_r

nC

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

7 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

03nd42

03nd43

60

120

V

GS

(V) = 8

R

DSon

(mΩ)

10

I

D

7

6

(A)

100

40

5

4

80

60

40

20

3

2.2

0

2

4

6

8

10

(V)

2

4

6

8

10

V

DS

V

GS

(V)

Fig 6. Output characteristics: drain current as a

function of drain-source voltage; typical values

Fig 7. Drain-source on-state resistance as a function

of gate-source voltage; typical values

03aa36

03nd40

10^-1

15

I_D

(A)

g

fs

10^-2

10^-3

(S)

10

min

typ

max

10^-4

10^-5

10^-6

5

0

5

10

15

20

25

0

1

2

3

V_GS(V)

I

D

(A)

Fig 8. Sub-threshold drain current as a function of

gate-source voltage

Fig 9. Forward transconductance as a function of

drain current; typical values

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

8 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

03nd41

03nd39

25

5

4

3

2

1

0

I

V

(V)

D

GS

(A)

20

V

DD

= 44(V)

V

DD

= 14(V)

15

10

5

T = 175 °C

T = 25 °C

j

0

1

2

3

4

5

0

5

10

15

V

GS

(V)

Q (nC)

G

Fig 10. Transfer characteristics: drain current as a

function of gate-source voltage; typical values

Fig 11. Gate-source voltage as a function of turn-on

gate charge; typical values

03aa33

003aab504

2.5

180

3.4

3.8

4

5

V_GS(V) = 3

V_GS(th)

(V)

R_DSon

(mΩ)

2

max

130

1.5

1

typ

min

80

0.5

0

30

0

10

20

30

40

50

-60

0

60

120

180

I_D(A)

T ( C)

°

j

Fig 12. Gate-source threshold voltage as a function of

junction temperature

Fig 13. Drain-source on-state resistance as a function

of drain current; typical values

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

9 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

003aab508

003aab506

5

V_GS

(V)

1200

C

(pF)

4

V_DS(V) = 14

800

400

0

V_DS(V) = 44

3

2

1

0

C_iss

C_oss

C_rss

0

5

10

Q

15

10^-2

10^-1

1

10

10²

V_DS(V)

_G(nC)

Fig 14. Gate-source voltage as a function of gate

charge; typical values

Fig 15. Input, output and reverse transfer capacitances

as a function of drain-source voltage; typical

values

003aab509

50

I_S

(A)

40

30

20

T_j= 175 °C

T_j= 25 °C

10

0

0.0

0.5

1.0

1.5

V

_SD(V)

Fig 16. Source current as a function of source-drain voltage; typical values

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

10 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

7. Package outline

Plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped)

SOT428

y

E

A

1

b

2

E

1

mounting

base

D

2

D

1

H

D

2

L

2

L

1

3

b

1

b

M

c

w

A

e

1

0

5

10 mm

scale

DIMENSIONS (mm are the original dimensions)

y

max

D

min

E

min

L

1

min

2

1

UNIT

A

1

b

c

D

E

e

1

H

D

L

2

w

1

2

1

2.38

2.22

0.93

0.46

0.89

0.71

1.1

0.9

5.46

5.00

0.56

0.20

6.22

5.98

6.73

6.47

10.4

9.6

2.95

2.55

0.9

0.5

4.0

4.45

0.5

mm

2.285 4.57

0.2

REFERENCES

OUTLINE

VERSION

EUROPEAN

PROJECTION

ISSUE DATE

IEC

JEDEC

JEITA

06-02-14

06-03-16

SOT428

SC-63

TO-252

Fig 17. Package outline SOT428 (DPAK)

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

11 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

8. Revision history

Table 7.

Revision history

Document ID

Release date

Data sheet status

Change notice

Supersedes

BUK9277-55A v.3

Modifications:

20110517

Product data sheet

-

BUK9277-55A v.2

• Various changes to content.

20061024 Product data sheet

BUK9277-55A v.2

-

BUK9277_55A v.1

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

12 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

9. Legal information

9.1 Data sheet status

Document status ^{[1] [2]}

Product status ^[3]

Development

Definition

Objective [short] data sheet

This document contains data from the objective specification for product development.

This document contains data from the preliminary specification.

This document contains the product specification.

Preliminary [short] data sheet Qualification

Product [short] data sheet Production

[1]

[2]

[3]

Please consult the most recently issued document before initiating or completing a design.

The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product

status information is available on the Internet at URL http://www.nxp.com.

Right to make changes — NXP Semiconductors reserves the right to make

9.2 Definitions

changes to information published in this document, including without

limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior

to the publication hereof.

Preview — The document is a preview version only. The document is still

subject to formal approval, which may result in modifications or additions.

NXP Semiconductors does not give any representations or warranties as to

the accuracy or completeness of information included herein and shall have

no liability for the consequences of use of such information.

Suitability for use in automotive applications — This NXP

Semiconductors product has been qualified for use in automotive

applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment,

nor in applications where failure or malfunction of an NXP Semiconductors

product can reasonably be expected to result in personal injury, death or

severe property or environmental damage. NXP Semiconductors accepts no

liability for inclusion and/or use of NXP Semiconductors products in such

equipment or applications and therefore such inclusion and/or use is at the

customer’s own risk.

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modifications or additions. NXP Semiconductors does not give any

representations or warranties as to the accuracy or completeness of

information included herein and shall have no liability for the consequences of

use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is intended

for quick reference only and should not be relied upon to contain detailed and

full information. For detailed and full information see the relevant full data

sheet, which is available on request via the local NXP Semiconductors sales

office. In case of any inconsistency or conflict with the short data sheet, the

full data sheet shall prevail.

Quick reference data — The Quick reference data is an extract of the

product data given in the Limiting values and Characteristics sections of this

document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. NXP Semiconductors makes no

representation or warranty that such applications will be suitable for the

specified use without further testing or modification.

Product specification — The information and data provided in a Product

data sheet shall define the specification of the product as agreed between

NXP Semiconductors and its customer, unless NXP Semiconductors and

customer have explicitly agreed otherwise in writing. In no event however,

shall an agreement be valid in which the NXP Semiconductors product is

deemed to offer functions and qualities beyond those described in the

Product data sheet.

Customers are responsible for the design and operation of their applications

and products using NXP Semiconductors products, and NXP Semiconductors

accepts no liability for any assistance with applications or customer product

design. It is customer’s sole responsibility to determine whether the NXP

Semiconductors product is suitable and fit for the customer’s applications and

products planned, as well as for the planned application and use of

customer’s third party customer(s). Customers should provide appropriate

design and operating safeguards to minimize the risks associated with their

applications and products.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to

be accurate and reliable. However, NXP Semiconductors does not give any

representations or warranties, expressed or implied, as to the accuracy or

completeness of such information and shall have no liability for the

consequences of use of such information.

NXP Semiconductors does not accept any liability related to any default,

damage, costs or problem which is based on any weakness or default in the

customer’s applications or products, or the application or use by customer’s

third party customer(s). Customer is responsible for doing all necessary

testing for the customer’s applications and products using NXP

Semiconductors products in order to avoid a default of the applications and

the products or of the application or use by customer’s third party

customer(s). NXP does not accept any liability in this respect.

In no event shall NXP Semiconductors be liable for any indirect, incidental,

punitive, special or consequential damages (including - without limitation - lost

profits, lost savings, business interruption, costs related to the removal or

replacement of any products or rework charges) whether or not such

damages are based on tort (including negligence), warranty, breach of

contract or any other legal theory.

Limiting values — Stress above one or more limiting values (as defined in

the Absolute Maximum Ratings System of IEC 60134) will cause permanent

damage to the device. Limiting values are stress ratings only and (proper)

operation of the device at these or any other conditions above those given in

the Recommended operating conditions section (if present) or the

Notwithstanding any damages that customer might incur for any reason

whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards

customer for the products described herein shall be limited in accordance

with the Terms and conditions of commercial sale of NXP Semiconductors.

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

13 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

Characteristics sections of this document is not warranted. Constant or

repeated exposure to limiting values will permanently and irreversibly affect

the quality and reliability of the device.

Export control — This document as well as the item(s) described herein may

be subject to export control regulations. Export might require a prior

authorization from national authorities.

Terms and conditions of commercial sale — NXP Semiconductors

products are sold subject to the general terms and conditions of commercial

sale, as published at http://www.nxp.com/profile/terms, unless otherwise

agreed in a valid written individual agreement. In case an individual

agreement is concluded only the terms and conditions of the respective

agreement shall apply. NXP Semiconductors hereby expressly objects to

applying the customer’s general terms and conditions with regard to the

purchase of NXP Semiconductors products by customer.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks

are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV,

FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE,

ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse,

QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET,

TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

No offer to sell or license — Nothing in this document may be interpreted or

construed as an offer to sell products that is open for acceptance or the grant,

conveyance or implication of any license under any copyrights, patents or

other industrial or intellectual property rights.

HD Radio and HD Radio logo — are trademarks of iBiquity Digital

Corporation.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

BUK9277-55A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 17 May 2011

14 of 15

BUK9277-55A

NXP Semiconductors

N-channel TrenchMOS logic level FET

11. Contents

1

Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1

1.1

1.2

1.3

1.4

General description . . . . . . . . . . . . . . . . . . . . . .1

Features and benefits. . . . . . . . . . . . . . . . . . . . .1

Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1

Quick reference data . . . . . . . . . . . . . . . . . . . . .1

2

3

4

5

6

7

8

Pinning information. . . . . . . . . . . . . . . . . . . . . . .2

Ordering information. . . . . . . . . . . . . . . . . . . . . .2

Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3

Thermal characteristics . . . . . . . . . . . . . . . . . . .6

Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .7

Package outline . . . . . . . . . . . . . . . . . . . . . . . . .11

Revision history. . . . . . . . . . . . . . . . . . . . . . . . .12

9

Legal information. . . . . . . . . . . . . . . . . . . . . . . .13

Data sheet status . . . . . . . . . . . . . . . . . . . . . . .13

Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .13

Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . .13

Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .14

9.1

9.2

9.3

9.4

10

Contact information. . . . . . . . . . . . . . . . . . . . . .14

Please be aware that important notices concerning this document and the product(s)

described herein, have been included in section ‘Legal information’.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 May 2011

Document identifier: BUK9277-55A


型号：	BUK9277-55A,118
厂家：	NXP
描述：	BUK9277-55A - N-channel TrenchMOS logic level FET DPAK 3-Pin 开关脉冲晶体管
文件：	总15页 (文件大小：213K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

BUK9277-55A,118 [NXP]

相关型号：

BUK9277-55A/CD

BUK9504-40A

BUK9504-40A

BUK9504-40A,127

BUK9505-30A

BUK9506-30

BUK9506-40B

BUK9506-40B,127

BUK9506-55A

BUK9506-55A,127

BUK9506-55B

BUK9506-55B,127