ICS87974AY [IDT]
PLL Based Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52;
| 型号： | ICS87974AY |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | PLL Based Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52 驱动 逻辑集成电路 |
| 文件： | 总12页 (文件大小：120K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
GENERAL DESCRIPTION
FEATURES
• Fully integrated PLL
The ICS87974 is a low skew, low jitter 1-to-15
LVCMOS clock generator/zero delay buffer and is
HiPerClockS™
• 15 single ended 3.3V LVCMOS outputs
a member of the HiPerClockS family of high per-
formance clock solutions from ICS. The device has
a fully integrated PLL and three banks whose di-
• Selectable CLK0 or CLK1 inputs for
redundant clock applications
vider ratios can be independently controlled, providing output
frequency relationships of 1:1, 2:1, 3:1, 3:2, 3:2:1. In addition,
the external feedback connection provides for a wide selection
of output-to-input frequency ratios. The CLK0 and CLK1 pins
allow for redundant clocking on the input and dynamically switch-
ing the PLL between two clock sources. The ICS87974 is pin
for pin compatible with the MPC974.
• Maximum output frequency: 125MHz
• VCO range: 200MHz - 700MHz
• External feedback for ”zero delay” clock regeneration
• Cycle-to-cycle jitter: ±100ps (typical)
• Output skew: 350ps (maximum)
Guaranteed low jitter and output skew characteristics make the
ICS87974 ideal for those applications demanding well defined
performance and repeatability.
• Bank skew: 50ps (typical)
• PLL reference zero delay: -250ps to 100ps
• 3.3V operating supply
• Pin compatible with the MPC974
• 0°C to 70°C ambient operating temperature
• Industrial temperature information available upon request
PIN ASSIGNMENT
52 51 50 49 48 47 46 45 44 43 42 41 40
GND
nMR
1
GND
QB1
39
38
37
36
35
34
33
32
31
30
29
28
27
2
CLK_EN
SELB
3
VDDOB
QB2
4
SELC
PLL_SEL
SELA
5
GND
QB3
6
7
VDDOB
QB4
ICS87974
CLK_SEL
CLK0
8
9
FB_IN
GND
QFB
CLK1
10
11
12
13
nc
VDD
VDDOFB
nc
VDDA
14 15 16 17 18 19 20 21 22 23 24 25 26
52-Lead LQFP
10mm x 10mm x 1.4mm package body
Y package
Top View
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
1
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
BLOCK DIAGRAM
(Internal Pulldown)
(Internal Pulldown)
SELA
CLK_SEL
CLK0
0
÷2
(Internal Pulldown)
(Internal Pullup)
÷2
5
QA0 - QA4
0
1
0
1
D
Q
0
1
CLK1
1
÷4
÷6
PLL
÷4
(Internal Pullup)
FB_IN
(Internal Pullup)
PLL_SEL
VCO_SEL
0
1
5
4
QB0 - QB4
(Internal Pulldown)
D
D
Q
Q
(Internal Pulldown)
SELB
SELC
0
1
QC0 - QC3
(Internal Pulldown)
0
1
0
(Internal Pullup)
QFB
nMR
FB_SEL0
FB_SEL1
D
Q
1
(Internal Pulldown)
÷2
(Internal Pulldown)
(Internal Pullup)
CLK_EN
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
2
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
TABLE 1. PIN DESCRIPTIONS
Number
Name
Type
Description
1, 15, 19,
24, 30,
35, 39,
GND
Power
Power supply ground. Connect to ground.
43, 47, 51
Master reset. When HIGH, outputs are enabled.
When LOW, outputs are disabled and dividers are reset.
LVCMOS / LVTTL interface levels.
2
nMR
Input
Pullup
3
4
CLK_EN
SELB
Input
Input
Pullup
Clock enable. When LOW, all outputs except QFB are low.
Selects divide value for Bank B output as described in Table 3.
LVCMOS / LVTTL interface levels.
Pulldown
Selects divide value for Bank C output as described in Table 3.
LVCMOS / LVTTL interface levels.
Selects between the PLL and the reference clock as the input to the
dividers. When HIGH, selects PLL. When LOW, selects the reference
clock. LVCMOS / LVTTL interface levels.
5
6
7
SELC
PLL_SEL
SELA
Input
Input
Input
Pulldown
Pullup
Selects divide value for Bank A output as described in Table 3.
LVCMOS / LVTTL interface levels.
Pulldown
8
CLK_SEL
CLK0
CLK1
nc
Input
Input
Pulldown Clock select input. LVCMOS / LVTTL interface levels.
Pulldown Reference clock input. LVCMOS / LVTTL interface levels.
Pullup Reference clock input. LVCMOS / LVTTL interface levels.
No connect.
9
10
Input
11, 27, 42
12
Unused
Power
Power
VDD
Positive supply pin. Connect to 3.3V.
13
VDDA
Analog supply pin. Connect to 3.3V.
FB_SEL0,
FB_SEL1
QA4, QA3,
Selects divide value for Bank feedback output as described in
Pulldown
14, 20
16, 18,
Input
Table 3. LVCMOS / LVTTL interface levels.
Bank A clock outputs. 7Ω typical output impedance.
LVCMOS / LVTTL interface levels.
Output
21, 23, 25 QA2, QA1, QA0
17, 22, 26
VDDOA
VDDOFB
QFB
Power
Power
Output
Output supply pins. Connect to 3.3V.
Output supply pin. Connect to 3.3V.
28
29
Clock output. LVCMOS / LVTTL interface levels.
Feedback input to phase detector for generating clocks with
Pullup
31
FB_IN
Input
"zero delay". Connect to pin 29. LVCMOS / LVTTL interface levels.
32, 34,
QB4, QB3,
Bank B clock outputs. 7Ω typical output impedance.
LVCMOS interface levels.
Output
Power
Output
Power
Input
36, 38, 40 QB2, QB1, QB0
33, 37, 41
VDDOB
Output supply pins. Connect to 3.3V.
44, 46,
48, 50
QC3, QC2,
QC1, QC0
Bank C clock outputs. 7Ω typical output impedance.
LVCMOS interface levels.
45, 49
VDDOC
Output supply pins. Connect to 3.3V.
Selects VCO ÷ 4 when HIGH. Selects VCO ÷ 2 when LOW.
LVCMOS / LVTTL interface levels.
52
VCO_SEL
Pulldown
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
3
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
TABLE 2. PIN CHARACTERISTICS
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
CIN
Input Capacitance
4
pF
KΩ
KΩ
RPULLUP
Input Pullup Resistor
51
51
RPULLDOWN Input Pulldown Resistor
Power Dissipation Capacitance
(per output)
CPD
VDD, VDDA, *VDDOx = 3.465V
15
pF
*NOTE: VDDOx denotes VDDOA, VDDOB, VDDOC, VDDOFB
.
TABLE 3A. OUTPUT CONTROL PIN FUNCTION TABLE
Inputs
Outputs
nMR
CLK_EN
QA0 - QA4
HiZ
QB0 - QB4
HiZ
QC0 - QC3
HiZ
QFB
0
1
1
X
0
1
HiZ
LOW
LOW
LOW
Enable
Enable
Enable
Enable
Enable
TABLE 3B. OPERATING MODE FUNCTION TABLE
Inputs
TABLE 3C. PLL INPUT FUNCTION TABLE
Inputs
Operating Mode
PLL_SEL
CLK_SEL
PLL Input
CLK0
0
1
Bypass
PLL
0
1
CLK1
TABLE 3D. SELECT PIN FUNCTION TABLE
SELA
QAx
÷ 2
SELB
QBx
÷ 2
SELC
QCx
÷ 4
0
1
0
1
0
1
÷ 4
÷ 4
÷ 6
TABLE 3E. FB SELECT FUNCTION TABLE
Inputs
TABLE 3F. VCO SELECT FUNCTION TABLE
Inputs
Outputs
VCO_SEL
fVCO
VCO/2
VCO/4
FB_SEL0
FB_SEL1
QFB
÷ 4
0
1
0
0
1
1
0
1
0
1
÷ 6
÷ 8
÷ 12
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
4
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VDDx
Inputs, VI
4.6V
-0.5V to VDD + 0.5V
-0.5V to VDDO + 0.5V
Outputs, VO
Package Thermal Impedance, θJA
Storage Temperature, TSTG
73.2°C/W (0 lfpm)
-65°C to 150°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings
are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in
the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect product reliability.
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VDD = VDDA = VDDOX = 3.3V±5%, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Minimum
3.135
Typical
3.3
Maximum Units
VDD
VDDA
*VDDOx
IDD
Positive Supply Voltage
3.465
3.465
3.465
V
V
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Output Supply Current
Analog Supply Current
3.135
3.3
3.135
3.3
V
90
mA
mA
mA
IDDO
IDDA
10
290
*NOTE: VDDOx denotes VDDOA, VDDOB, VDDOC, VDDOFB
.
TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, VDD = VDDA = VDDOX = 3.3V±5%, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
VIH
VIL
Input High Voltage
2
VDD + 0.3
0.8
V
V
Input Low Voltage
-0.3
FB_SEL0, FB_SEL1,
SELA, SELB, SELC,
CLK_SEL, CLK0,
VCO_SEL
CLK1, FB_IN, nMR,
PLL_SEL, CLK_EN
FB_SEL0, FB_SEL1,
SELA, SELB, SELC,
CLK_SEL, CLK0,
VCO_SEL
VDD = VIN = 3.465V
150
5
µA
µA
µA
µA
IIH
Input High Current
VDD = VIN = 3.465V
VIN = 0V, VDD = 3.465V
-5
IIL
Input Low Current
CLK1, FB_IN, nMR,
PLL_SEL, CLK_EN
V
IN = 0V, VDD = 3.465V
-150
2.4
VOH
VOL
IOZL
IOZH
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Output Tristate Current Low
Output Tristate Current High
V
V
0.5
TBD
TBD
µA
µA
NOTE 1: Outputs terminated with 50Ω to VDDOx/2.
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
5
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
TABLE 5. AC CHARACTERISTICS, VDD = VDDA = VDDOX = 3.3V±5%, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Qx ÷ 2, VCO ÷ 2
Qx ÷ 4, VCO ÷ 2
Qx ÷ 6, VCO ÷ 2
Minimum Typical Maximum Units
125
63
MHz
MHz
MHz
MHz
fMAX
Output Frequency
42
fVCO
tPLH
PLL VCO Lock Range; NOTE 5
200
700
Propagation Delay, Low to High;
NOTE 1
PLL_SEL = 0V,
f ≤ 125MHz
ns
ps
PLL Reference Zero Delay;
NOTE 2, 5
t(Ø)
PLL_SEL = 3.3V, fREF = 50MHz
-250
100
Bank A
50
50
50
ps
ps
ps
ps
ps
mS
ps
ps
ps
ns
ns
Bank Skew;
NOTE 3, 5
tsk(b)
Bank B
Measured on rising edge at VDDO/2
Measured on rising edge at VDDO/2
Bank C
Output Skew; NOTE 4, 5
Cycle-to-Cycle Jitter; NOTE 5
PLL Lock Time
tsk(o)
tjit(cc)
tL
350
10
±100
tR
Output Rise Time
20% to 80% @ 50MHz
20% to 80% @ 50MHz
450
400
tF
Output Fall Time
tPW
Output Pulse Width
tEN
Output Enable Time
Output Disable Time
10
10
tDIS
All parameters measured at fMAX unless noted otherwise.
NOTE 1: Measured from the VDD/2 point of the input to theVDDOx/2 of the output.
NOTE 2: Defined as the time difference between the input reference clock and the averaged feedback
input signal when the PLL is locked and the input reference frequency is stable.
NOTE 3: Defined as skew within a bank with equal load conditions.
NOTE 4: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at VDDOx/2.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
6
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
PARAMETER MEASUREMENT INFORMATION
1.65V±5%
SCOPE
VDD,
VDDA,
VDDOx
Qx
LVCMOS
GND
-1.65V±5%
3.3V OUTPUT LOAD TEST CIRCUIT
V
DDOx
2
Qx
Qy
VDDO
x
2
tsk(o)
OUTPUT SKEW
V
V
V
DDOx
2
DDOx
2
DDOx
2
QAx, QBx, QCx, QFB
➤
➤
tcycle n+1
tcycle n
➤
➤
tjit(cc) = tcycle n –tcycle n+1
Cycle-to-Cycle Jitter
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
7
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
80%
80%
VSWING
20%
20%
Clock Inputs
and Outputs
tR
tF
INPUT AND OUTPUT RISE AND FALL TIME
VDD
2
CLK0, CLK1
VDDO
x
2
QAx, QBx, QCx, QFB
tPD
PROPAGATION DELAY
VDDO
2
VDDO
2
VDDO
x
2
x
x
QAx, QBx, QCx, QFB
tPW
tPERIOD
tPW
tPERIOD
odc =
tPW & tPERIOD
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
8
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS87974 provides sepa-
rate power supplies to isolate any high switching noise from
the outputs to the internal PLL. VDD, VDDA, and VDDOx should be
individually connected to the power supply plane through
vias, and bypass capacitors should be used for each pin. To
achieve optimum jitter performance, power supply isolation
is required. Figure 1 illustrates how a 10Ω resistor along with
a 10µF and a .01µF bypass capacitor should be connected
to each VDDA pin.
3.3V
VDD
.01µF
.01µF
10Ω
VDDA
10 µF
FIGURE 1 - POWER SUPPLY FILTERING
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
9
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
RELIABILITY INFORMATION
TABLE 6. θJAVS. AIR FLOW TABLE
qJA by Velocity (Linear Feet per Minute)
0
200
500
Single-Layer PCB, JEDEC Standard Test Boards
Multi-Layer PCB, JEDEC Standard Test Boards
58.0°C/W
42.3°C/W
47.1°C/W
36.4°C/W
42.0°C/W
34.0°C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
TRANSISTOR COUNT
The transistor count for ICS87974 is: 4225
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
10
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
PACKAGE OUTLINE - Y SUFFIX
TABLE 7. PACKAGE DIMENSIONS
JEDEC VARIATION
ALL DIMENSIONS IN MILLIMETERS
BCC
SYMBOL
MINIMUM
NOMINAL
MAXIMUM
N
A
52
--
--
1.60
0.15
1.45
0.38
0.33
A1
A2
b
0.05
1.35
0.22
0.22
--
1.40
0.32
b1
D
0.30
12.00 BASIC
10.00 BASIC
12.00 BASIC
10.00 BASIC
0.65 BASIC
--
D1
E
E1
e
ccc
ddd
0.45
--
0.10
0.13
--
Reference Document: JEDEC Publication 95, MS-026
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
11
PRELIMINARY
ICS87974
LOW SKEW, 1-TO-15,
LVCMOS CLOCK GENERATOR
Integrated
Circuit
Systems, Incꢀ
TABLE 8. ORDERING INFORMATION
Part/Order Number
ICS87974AY
Marking
Package
52 Lead LQFP
Count
160 per tray
500
Temperature
0°C to 70°C
0°C to 70°C
ICS87974AY
ICS87974AY
ICS87974AYT
52 Lead LQFP on Tape and Reel
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or
for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal
commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not
recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for
use in life support devices or critical medical instruments.
87974AY
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2002
12
相关型号：
ICS87974AY-01
PLL Based Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AY-01LF
PLL Based Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AY-01LFT
PLL Based Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AY-01T
PLL Based Clock Driver, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AY-T
PLL BASED CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AY-T-LF
PLL Based Clock Driver, 14 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AYI
PLL Based Clock Driver, 14 True Output(s), 0 Inverted Output(s), CMOS, PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AYI-01
PLL Based Clock Driver, 14 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AYI-01LF
PLL Based Clock Driver, 14 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AYI-01LFT
PLL Based Clock Driver, 14 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AYILF
PLL Based Clock Driver, 14 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
ICS87974AYILFT
PLL Based Clock Driver, 14 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52
IDT
©2020 ICPDF网 联系我们和版权申明