S1D13742F01A200 [EPCOS]
S1D13742 Mobile Graphics Engine; S1D13742移动图形引擎
| 型号： | S1D13742F01A200 |
| 厂家： | 
EPCOS |
| 描述： | S1D13742 Mobile Graphics Engine |
| 文件： | 总2页 (文件大小：122K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
GRAPHICS
S1D13742
S1D13742 Mobile Graphics Engine
August 2007
The S1D13742 is a color LCD graphics controller with an embedded 768K byte display buffer. The S1D13742
supports a 8/16-bit Intel 80 CPU architecture while providing high performance bandwidth into display memory
allowing for fast screen updates.
Products requiring a rotated display image can take advantage of the SwivelView™ feature which provides
hardware rotation of the display memory transparent to the software application. Resolutions supported include
800x480 single buffered and 352x416 double buffered.
The S1D13742 uses a double-buffer architecture to prevent any visual tearing during streaming video screen
updates.
■ FEATURES
• Embedded 768K byte SRAM Display Buffer
• Low Operating Voltage
• 8/16-bit Intel 80 interface (used for display or regis-
ter data).
• RGB: 8:8:8, 6:6:6, 5:6:5 (8:8:8 will be truncated to
16 or 18 bpp).
• YUV 4:2:2, 4:2:0 (Internal YUV to RGB Converter
stored as 16 or 18 bpp).
• 16/18 bit-per-pixel (bpp) color depths.
• SwivelView™: 90°, 180°, 270° counter-clockwise
hardware rotation of display image
• Double-Buffer available to prevent image tearing
during streaming input
• Pixel Doubling: Horizontal and Vertical averaging
for smooth doubling of a single window
• Pixel Halving: no limitation on number of windows
• Internal programmable PLL.
• Single MHz clock input: CLKI.
• Active Matrix TFT interface - 18/36-bit interface.
• Supports resolutions up to 800x480.
• Hardware / Software Power Save mode.
• General Purpose Input/Output pins.
■ SYSTEM BLOCK DIAGRAM
Active Matrix TFT Display
13742
Data and
Control Signals
S1D13742 Includes:
• 768K Bytes SRAM
• Pixel Doubling
• Pixel Halving
• Swivelview™
CPU
X63A-C-001-03
1
Revision 3.01
GRAPHICS
S1D13742
■ DESCRIPTION
Integrated Frame Buffer
Digital Video
• Embedded 768K byte SRAM display buffer.
CPU Interface
• RGB: 8:8:8, 6:6:6, 5:6:5 (8:8:8 will be truncated to 16 or 18
• bYpUpV).4:2:2, 4:2:0 (Internal YUV to RGB Converter stored as
16 or 18 bpp).
• 8/16-bit Intel 80 interface (used for display or register
• dCahtiap).select is used to select device. When inactive, any
Display Features
input data/command will be ignored.
• 16/18 bit-per-pixel (bpp) color depths.
• 16 bpp to 18 bpp Input Data conversion.
Panel Support
• All display writes are handled by window apertures/position
for complete or partial display updates. All window coordi-
nates are referenced to top left corner of the displayed image
(even in a rotated display, the top-left corner is maintained
• Active Matrix TFT interface.
• 18/36-bit interface.
• Supports resolutions up to 800x480.
• aSnwdivneolVhieowst™si:d9e0t°r,a1n8s0la°t,io2n70n°eecdoutankteer-pcllaoccek)w. ise hardware
rotation of display image. All displayed windows can have
independent rotation. No additional programming necessary
• wDhoeunblee-nBaubflfienrgathvaeislaebmleotdoepsr.event image tearing during
streaming input. Resolutions supported must fit inside 384K
bytes (½ of total available display buffer). Typical resolution of
Miscellaneous
• Internal programmable PLL.
• Single MHz clock input: CLKI.
• CLKI available as CLKOUT (separate CLKOUTEN pin
• aHsasrodcwiaatreed/wSiothftwouatrpeuPt)o.wer Save mode.
• Input pin to Enable/Disable Power Save Mode.
• General Purpose Input/Output pins are available
• 3P5ix2exl4D1o6u. bling: Horizontal and Vertical averaging for smooth
• (CGOPRIOE[V7D:0D]).1.5 volts and IOVDD 1.65 ~ 3.6 volts
• FCBGA 121-pin or QFP20 144-pin package
• dPoixueblliHnaglvoifnag:sninoglliemwitaintidoonwo.n number of windows.
CONTACT YOUR SALES REPRESENTATIVE FOR THESE COMPREHENSIVE DESIGN TOOLS
• S1D13742 Technical
Documentation
• CPU Independent
Software Utilities
• S1D13742 Evaluation
Boards
• Royalty Free source level
driver code
Japan
Taiwan
North America
Seiko Epson Corporation
IC International Sales Group
421-8, Hino, Hino-shi
Tokyo 191-8501, Japan
Tel: 042-587-5812
Epson Taiwan Technology & Trading Ltd.
14F, No. 7
Song Ren Road
Epson Electronics America, Inc.
2580 Orchard Parkway
San Jose, CA 95131, USA
Tel: (408) 922-0200
Fax: (408) 922-0238
http://www.eea.epson.com/
Taipei 110
Tel: 02-8786-6688
Fax: 02-8786-6677
http://www.epson.com.tw/
Fax: 042-587-5564
http://www.epson.co.jp/
Hong Kong
Europe
Singapore
Epson Hong Kong Ltd.
20/F., Harbour Centre
25 Harbour Road
Wanchai, Hong Kong
Tel: 2585-4600
Epson Europe Electronics GmbH
Riesstrasse 15
80992 Munich, Germany
Tel: 089-14005-0
Fax: 089-14005-110
http://www.epson-electronics.de/
Epson Singapore Pte Ltd
1 HarbourFront Place #03-02
HarbourFront Tower One
Singapore, 098633
Tel: (65) 6586-5500
Fax: (65) 6271-3182
http://www.epson.com.sg/
Fax: 2827-4346
http://www.epson.com.hk/
©SEIKO EPSON CORPORATION 2005 - 2007. All rights reserved.
Information in this document is subject to change without notice. You may download and use this document, but only for your own use in evaluating Seiko Epson/EPSON products. You
may not modify the document. Epson Research and Development, Inc. disclaims any representation that the contents of this document are accurate or current. The Programs/Technologies
described in this document may contain material protected under U.S. and/or International Patent laws.
EPSON is a registered trademark of Seiko Epson Corporation. All other trademarks are the property of their respective owners.
2
X63A-C-001-03
Revision 3.01
相关型号：
S1D13781F00A100
800X480 PIXELS DOT MAT LCD DSPL CTLR, PQFP100, 14 X14 MM, 1.70 MM HEIGHT, QFP-100
SEIKO
S1D13A05F00A100
320X320 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PBGA121, LEAD FREE, PLASTIC, FBGA-121
SEIKO
©2020 ICPDF网 联系我们和版权申明