ACPL-P480 [BOARDCOM]
High CMR Intelligent Power Module and Gate Drive Interface Optocoupler;![ACPL-P480](http://pdffile.icpdf.com/pdf2/p00342/img/icpdf/ACPL-P480_2103844_icpdf.jpg)
型号: | ACPL-P480 |
厂家: | ![]() |
描述: | High CMR Intelligent Power Module and Gate Drive Interface Optocoupler 栅 |
文件: | 总11页 (文件大小:641K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
ACPL-P480 and ACPL-W480
High CMR Intelligent Power Module and Gate Drive
Interface Optocoupler
Data Sheet
Description
Features
The high-speed ACPL-P480/W480 optocoupler contains a
Performance Specified for Common IPM Applications Over
GaAsP LED, a photo detector, and a Schmitt trigger that
eliminates the requirement for external waveform
Industrial Temperature Range
Short Maximum Propagation Delays
Minimized Pulse Width Distortion (PWD)
Very High Common Mode Rejection (CMR)
Hysteresis
Totem Pole Output (No Pull-up Resistor Required)
Available in Stretched SO-6 Package
Package Clearance/Creepage at 8 mm (ACPL-W480)
Safety Approval:
conditioning circuits. The totem pole output eliminates the
need for a pull-up resistor and allows for a direct-drive
Intelligent Power Module or gate drive. Propagation delay
difference between devices has been minimized to maximize
inverter efficiency through reduced switching dead time.
Applications
IPM Interface Isolation
—
UL Recognized with 3750V
for 1 minute (5000V
RMS RMS
Isolated IGBT/MOSFET Gate Drive
AC and Brushless DC Motor Drives
Industrial Inverters
for 1 minute for all ACPL-W480 devices and Option 020
device for ACPL-P480) per UL1577
—
—
CSA Approved
IEC/EN/DIN EN 60747-5-5 approved with V
General Digital Isolation
=
IORM
891V
for ACPL-P480 and V
= 1140V for
peak
IORM
peak
ACPL-W480
Functional Diagram
Specifications
ANODE
N.C.
1
2
3
6
5
4
VCC
Wide Operating Temperature Range: –40°C to 100°C
Maximum Propagation Delay t /t = 350 ns
Maximum Pulse Width Distortion (PWD) = 250 ns
Propagation Delay Difference: Min. –100 ns, Max. 250 ns
Wide Operating V Range: 4.5V to 20V
VO
PHL PLH
CATHODE
Ground
SHIELD
CC
Note: A 0.1 μF bypass capacitor must be connected between
pins 4 and 6.
20 kV/μs Minimum Common Mode Rejection (CMR) at V
= 1000V
CM
Truth Table (Non-Inverting Logic)
CAUTION
It is advised that normal static precautions be
taken in handling and assembly of this
component to prevent damage and/or
degradation which may be induced by ESD.
LED
V0
ON
HIGH
LOW
OFF
Broadcom
- 1 -
ACPL-P480 and ACPL-W480
Data Sheet
Ordering Information
ACPL-P480 is UL Recognized with 3750V
for 1 minute and ACPL-W480 is UL Recognized with 5000V
for 1 minute per UL1577.
RMS
RMS
Both are approved under CSA Component Acceptance Notice #5, File CA 88324.
Option
IEC/EN/DIN EN
60747-5-5
Part Number
Package
Surface Mount
Tape and Reel
Quantity
RoHS Compliant
-000E
-500E
-020E
-520E
-060E
-560E
-000E
-500E
-060E
-560E
X
X
X
X
X
X
X
X
X
X
100 per tube
1000 per tube
100 per tube
1000 per tube
100 per tube
1000 per tube
100 per tube
1000 per tube
100 per tube
1000 per tube
X
X
X
X
X
7 mm Stretched
SO-6
ACPL-P480
X
X
8 mm Stretched
SO-6
ACPL-W480
X
X
To order, choose a part number from the part number column and combine with the desired option from the option column to
form an ordering part number.
Example 1:
ACPL-P480-560E to order product of Stretched SO-6 package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety
Approval in RoHS compliant.
Example 2:
ACPL-P480-000E to order product of Stretched SO-6 package in tube packaging and RoHS compliant.
Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.
Solder Reflow Profile
The recommended reflow profile is per JEDEC Standard, J-STD-020 (latest revision). Non-halide flux should be used.
Regulatory Information
The ACPL-P480 and ACPL-W480 are approved by the following organizations:
IEC/EN/DIN EN 60747-5-5 (Option 060 only):
—
—
—
UL:
—
—
IEC 60747-5-5: 2007
EN 60747-5-5: 2011
DIN EN 60747-5-5 (VDE 0884-5): 2011-11
ACPL-P480: Approval under UL 1577, component recognition program up to V = 3750V . File E55361.
ACPL-W480 and ACPL-P480 (option 020): Approval under UL 1577, component recognition program up to V
ISO
RMS
=
ISO
5000V . File E55361.
RMS
CSA: Approval under CSA Component Acceptance Notice #5, File CA 88324.
Broadcom
- 2 -
ACPL-P480 and ACPL-W480
Data Sheet
Package Outline Drawings
ACPL-P480 Stretched SO-6 Package (7 mm Clearance)
+
0.ꢀ54
1.ꢀ2 BSG
0.050
*4.580
10.2
0.4ꢀ1
0
0.26
0.030
0.381 0.1ꢀ2
0.015 0.005
+0.010
0.000
0.180
-
1.ꢀ2
0.050
ꢀ.16
0.085
2.6ꢀ
0.300
6.81
1.590 0.1ꢀ2
0.063 0.005
3.180 0.1ꢀ2
0.1ꢀ5 0.005
0.45
0.018
0.ꢀ68
45°
2°
2°
2°
2°
NOM.
0.ꢀ0 0.10
0.008 0.004
0.ꢀ54 0.050
0.010 0.00ꢀ
Floating Lead protusion max. = 0.ꢀ5 mm [0.01 inches]
Lead Coplanarity = 0.1 mm [0.004 inches]
Dimensions in millimeters [inches]
*Total Package Width = 4.834 0.ꢀ54 mm
(inclusive of mold flash)
5
1
0.ꢀ50
0.040 0.010
9.2 0.ꢀ50
0.38ꢀ 0.010
ACPL-W480 Stretched SO-6 Package (8 mm Clearance)
+
0
0.ꢀ54
*4.580
1.ꢀ2 BSG
0.050
+
-
0.010
0.000
1ꢀ.650
0.498
0.260
0.030
0.381 0.1ꢀ2
0.015 0.005
0.180
1
6
4
ꢀ
3
5
2.6ꢀ
[0.300]
1.905
0.025
1.ꢀ20
0.050
+
0.1ꢀ2
6.802
-0.000
0.005
0.000
+
-
0.ꢀ68
1.590 0.1ꢀ2
0.063 0.005
3.180 0.1ꢀ2
0.1ꢀ5 0.005
45°
0.45
0.018
2°
0.ꢀ0 0.10
0.008 0.004
2°
0.ꢀ54 0.050
0.010 0.00ꢀ
0.250 0.ꢀ50
[0.0ꢀ95 0.010]
Floating Lead protusion max. = 0.ꢀ5 mm [0.01 inches]
Lead Coplanarity = 0.1 mm [0.004 inches]
Dimensions in millimeters [inches]
*Total Package Width = 4.834 0.ꢀ54 mm
(inclusive of mold flash)
35° NOM.
11.500 0.ꢀ5
0.453 0.010
Broadcom
- 3 -
ACPL-P480 and ACPL-W480
Data Sheet
IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (Option 060)
Description
Symbol
ACPL-P480
ACPL-W480
Unit
Installation Classification per DIN VDE 0110/39, Table 1
for rated mains voltage ≤ 150VRMS
I– IV
I – IV
I – III
I – IV
I – IV
I – IV
for rated mains voltage ≤ 300VRMS
for rated mains voltage ≤ 600VRMS
Climatic Classification
55/100/21
Pollution Degree (DIN VDE 0110/39)
Maximum Working Insulation Voltage
2
VIORM
VPR
891
1140
2137
Vpeak
Vpeak
Input to Output Test Voltage, Method ba
1670
VIORM x 1.875 = VPR, 100% Production Test with tm = 1 sec,
Partial Discharge < 5 pC
Input to Output Test Voltage, Method aa
VIORM x 1.6=VPR, Type and Sample Test, tm = 10 sec,
VPR
1426
6000
1824
8000
Vpeak
Partial Discharge < 5 pC
Highest Allowable Overvoltage
(Transient Overvoltage tini = 60 sec)
VIOTM
Vpeak
Safety-limiting Values – maximum values allowed in the event of a failure
Case Temperature
Input Current
TS
IS, INPUT
PS, OUTPUT
RS
175
230
600
°C
mA
mW
Ω
Output Power
>109
Insulation Resistance at TS, VIO = 500V
a.
Refer to the optocoupler section of the Isolation and Control Components Designer’s Catalog, under the Product Safety Regulations section, (IEC/EN/DIN EN
60747-5-5), for a detailed description of Method a and Method b partial discharge test profiles.
Insulation and Safety Related Specifications
Parameter
Symbol
ACPL-P480 ACPL-W480
Unit
Condition
Minimum External Air Gap
(External Clearance)
L(101)
7.0
8.0
mm
Measured from input terminals to output
terminals, shortest distance through air.
Minimum External Tracking
(External Creepage)
L(102)
8.0
8.0
mm
mm
Measured from input terminals to output
terminals, shortest distance path along body.
Minimum Internal Plastic Gap
(Internal Clearance)
0.08
Through insulation distance conductor to
conductor, usually the straight line distance
thickness between the emitter and detector.
Minimum Internal Tracking
(Internal Creepage)
N/A
>175
IIIa
mm
V
Measured from input terminals to output
terminals, along internal cavity.
Tracking Resistance
(Comparative Tracking Index)
CTI
DIN IEC 112/VDE 0303 Part 1.
Isolation Group
Material Group (DIN VDE 0110, 1/89, Table 1).
Broadcom
- 4 -
ACPL-P480 and ACPL-W480
Data Sheet
UL 1577 Specification Sheet
Current, mA
Power, mW
Maximum
Operating
Maximum
Junction
Maximum
Storage
Isolation
Voltage
1 min, VRMS
Package
Model
Type
Temperature, Temperature, Temperature,
Emitter
Sensor
25
Emitter
15
Sensor
°C
°C
°C
P480
3
10
560
5000
110
125
125
Absolute Maximum Ratings
Parameter
Storage Temperature
Symbol
TS
Min.
–55
–40
Max.
+125
+100
10
Unit
°C
°C
Operating Temperature
Average Input Current
TA
IF(AVG)
IF(TRAN)
mA
Peak Transient Input Current
(<1 μs pulse width, 300 pps)
(<200 μs pulse width, <1% duty cycle)
1.0
40
A
mA
Reverse Input Voltage
Average Output Current
Supply Voltage
VR
IO
5
V
mA
V
25
VCC
VO
PT
0
25
Output Voltage
–0.5
+25
210
V
Total Package Power Dissipationa
mW
a.
Derate total package power dissipation, PT, linearly above 70°C free-air temperature at a rate of 4.5 mW/°C.
Recommended Operating Conditions
Parameter
Power Supply Voltage
Symbol
VCC
Min.
4.5
6
Max.
20
Unit
V
Note
Forward Input Current (OFF)
Forward Input Voltage (ON)
Operating Temperature
IF(OFF)
VF(ON)
TA
10
mA
V
0.8
–40
+100
°C
Electrical Specifications
Over recommended operating conditions T = –40°C to +100°C, V = +4.5V to 20V, I
= 6 mA to 10 mA, V
= 0V to 0.8V,
F(OFF)
A
CC
F(ON)
unless otherwise specified. All typicals at T = 25°C.
A
Parameter
Logic Low Output Voltage
Logic High Output Voltage
ACPL-P480
Symbol
VOL
Min.
Typ.
Max.
Unit
V
Test Conditions
IOL = 6.4 mA
Fig.
1, 3, 9, 10
Note
0.5
VOH
2.4
2.7
2.7
VCC – 1.1
V
IOH = –2.6 mA
2, 3, 7, 9,
10
I
OH = –0.4 mA
ACPL-W480
IOH = –1.6 mA
Broadcom
- 5 -
ACPL-P480 and ACPL-W480
Data Sheet
Parameter
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
Fig.
Note
Threshold Input Current
Low to High
2.2
5.5
mA
Output Leakage Current
(VO = VCC + 0.5V)
IOHH
ICCL
ICCH
IOSL
IOSH
VF
100
500
3.0
3.0
2.5
2.5
μA
μA
mA
mA
mA
mA
mA
mA
mA
mA
V
VCC = 5V, IF = 10 mA
VCC = 20V, IF = 10 mA
Logic Low Supply Current
1.9
2.0
1.5
1.6
VCC = 5.5V, VF = 0V, IO = Open
VCC = 20V, VF = 0V, IO = Open
VCC = 5.5V, IF = 10 mA, IO = Open
VCC = 20V, IF = 10 mA, IO = Open
VO = VCC = 5.5V, VF = 0V
VO = VCC = 20V, VF = 0V
VCC = 5.5V, IF = 10 mA, IO = Open
VCC = 20V, IF = 10 mA, IO = Open
TA = 25°C, IF = 6 mA
Logic High Supply Current
a
a
Logic Low Short Circuit
Output Current
25
50
Logic High Short Circuit
Output Current
–25
–50
1.7
Input Forward Voltage
1.5
4
1.85
V
IF = 6 mA
Input Reverse Breakdown
Voltage
BVR
ΔVF/ΔTA
CIN
5
V
IR = 10 μA
Input Diode Temperature
Coefficient
1.7
60
mV/°C
pF
IF = 6 mA
b
Input Capacitance
f = 1 MHz, VF = 0V
a.
Duration of output short circuit time should not exceed 10 ms.
b. Input capacitance is measured between pin 1 and pin 3.
Switching Specifications
Over recommended operating conditions T = –40°C to +100°C, V = +4.5V to 20V, I
= 6 mA to 10 mA, V
= 0V to 0.8V,
F(OFF)
A
CC
F(ON)
unless otherwise specified. All typicals at T = 25 °C.
A
Parameter
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
Fig.
Note
Propagation Delay Time to
Logic Low Output Level
tPHL
150
350
ns
with Peaking Capacitor
5, 6
1
Propagation Delay Time to
Logic High Output Level
tPLH
110
350
ns
with Peaking Capacitor
5, 6
1
Pulse Width Distortion
|tPHL – tPLH| = PWD
PDD
250
ns
ns
2
3
Propagation Delay Difference
Between Any Two Parts
–100
+250
Output Rise Time (10% to 90%)
Output Fall Time (90% to 10%)
tr
tf
16
20
ns
ns
5, 8
5, 8
11
Logic High Common Mode
Transient Immunity
|CMH|
20
20
kV/μs
|VCM| = 1000V, IF = 6.0 mA
4
4
V
CC = 5V, TA = 25°C
Logic Low Common Mode
Transient Immunity
|CML|
kV/μs
|VCM| = 1000V, VF = 0V,
VCC = 5V, TA = 25°C
11
Broadcom
- 6 -
ACPL-P480 and ACPL-W480
Data Sheet
Package Characteristics
Parameter
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
Fig.
Note
3750b
5000c
Input-Output Momentary
Withstand Voltagea
VISO
VRMS
RH < 50%, t = 1 min.
TA = 25°C
5, 6
1012
0.6
Input-Output Resistance
Input-Output Capacitance
RI-O
CI-O
VI-O = 500VDC
5
5
f = 1 MHz, VI-O = 0VDC
a.
The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating.
For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable).
b. For all ACPL-P480 devices except Option 020.
c. For ACPL-W480 and Option 020 of ACPL-P480)
Notes:
1. The tPLH propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of
the output pulse. The tPHL propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3V point on
the trailing edge of the output pulse.
2. Pulse Width Distortion (PWD) is defined as |tPHL – tPLH | for any given device.
3. The difference between tPLH and tPHL between any two devices under the same test condition.
4. CMH is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, VO > 2.0V.
CML is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, VO < 0.8V.
5. Device considered a two-terminal device: pins 1, 2, and 3 shorted together and pins 4, 5, and 6 shorted together.
6. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage 4500VRMS for one second (leakage
detection current limit, II-O ≤ 5 μA); each optocoupler with option 020 is proof tested by applying an insulation test voltage. 6000VRMS for
1 second (leakage detection current limit, II-O ≤ 5 μA). This test is performed before the 100% production test for partial discharge (Method
b) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.
7. Use of a 0.1 μF bypass capacitor connected between pins 4 and 6 is recommended.
Broadcom
- 7 -
ACPL-P480 and ACPL-W480
Data Sheet
Figure 1 Typical Logic Low Output Voltage vs. Temperature
Figure 2 Typical Logic High Output Current vs. Temperature
0
-5
0.15
Vcc = 4.5V
IF = 6 mA
VCC = 4.5/20V
VF = 0V
0.14
IO = 6.4 mA
0.13
-10
-15
-20
-25
VCC = 4.5V
Vo = 2.7V
Vo = 2.4V
VCC = 20V
0.12
0.11
0.1
-50
0
50
100
150
-50
0
50
TA - TEMPERATURE - °C
100
150
TA - TEMPERATURE - °C
Figure 3 Typical Output Voltage vs. Forward Input Current
Figure 4 Typical Input Diode Forward Characteristic
4.5
1000
TA = 25°C
IF
4
IO = -2.6 mA
100
10
+
-
3.5
3
VF
2.5
2
1.0
1.5
0.1
0.01
TA = 25C
1
VCC = 4.5V
0.5
IO = 6.4 mA
0
0.001
0
1
2
3
4
5
1.1
1.2
1.3
1.4
1.5
IF - INPUT CURRENT - mA
VF - FORWARD VOLTAGE - V
Figure 5 Test Circuit for tPLH, tPHL, tr, and tf
THE PROBE AND JIG CAPACITANCES
ARE INCLUDED IN C1 AND C2 .
PULSE GEN.
tr =tf = 5 ns
f = 100 kHz
10 % DUTY
CYCLE
R1
VCC
580Ω
6 mA
330Ω
10 mA
IF(ON)
VO = 5V
Z O = 50Ω
5V
OUTPUT V
MONITORINGO
NODE
ALL DIODES ARE 1N916 OR 1N3064.
1
2
6
619Ω
*
D 1
IF (ON)
50% IF (ON)
0 mA
5
4
INPUT I F
INPUT
D 2
D 3
D 4
MONITORING
NODE
3
5 kΩ
SHIELD
t PLH
tPHL
C
=
2
R 1
C
=
VOH
15pF
1
120pF
1.3V
OUTPUT VO
VOL
* 0.1 μF BYPASS - SEE NOTE 9
Broadcom
- 8 -
ACPL-P480 and ACPL-W480
Data Sheet
Figure 6 Typical Propagation Delays vs. Temperature
Figure 7 Typical Logic High Output Voltage vs. Supply Voltage
230
210
190
25
20
15
10
5
TA = 25°C
IO = -2.6 mA
Vcc = 20V
IF = 10 mA
tPLH
170
150
130
110
90
tPHL
70
50
0
-50
0
50
100
150
0
5
10
15
20
25
TA - TEMPERATURE - C
VCC - SUPPLY VOLTAGE - V
Figure 8 Typical Propagation Delay vs. Supply Voltage
Figure 9 VOH vs. IOH Across Temperatures
200
4.5
TA = 25°C
tPLH
IF (mA)
Vcc = 4.5V
IF = 6 mA
4.0
180
160
140
120
100
80
10
6
100°C
3.5
25°C
IF (mA)
6
-40°C
3.0
10
tPHL
60
40
2.5
2.0
20
0
0
5
10
15
20
25
-6
-5
-4
-3
-2
-1
0
Vcc - SUPPLY VOLTAGE - V
Ioh - HIGH OUTPUT CURRENT - mA
Figure 10 VOL vs. IOL Across Temperatures
0.16
0.14
0.12
0.10
0.08
0.06
0.04
0.02
0
100°C
25°C
-40°C
0.5
1.5
2.5
3.5
4.5
5.5
6.5
Iol - LOW OUTPUT CURRENT - mA
Broadcom
- 9 -
ACPL-P480 and ACPL-W480
Data Sheet
Figure 11 Test Circuit for Common Mode Transient Immunity and Typical Waveforms
RIN
VCC
A
VCM (PEAK)
|VCM
|
1
ꢀ
3
6
5
4
0 V
0.1 μF
SWITCH AT A: I F = 6 mA
VO (MIN.)
B
VOH
+
-
VFF
OUTPUT V
MONITORING
NODE
O
OUTPUT VO SWITCH AT B: V F = 0 V
VO (MAX.)
SHIELD
VCM
VOL
+
-
Broadcom
- 10 -
For product information and a complete list of distributors, please go to our web
site: www.broadcom.com.
Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago,
and the A logo are among the trademarks of Broadcom and/or its affiliates in the
United States, certain other countries and/or the EU.
Copyright © 2017 by Broadcom. All Rights Reserved.
The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For
more information, please visit www.broadcom.com.
Broadcom reserves the right to make changes without further notice to any
products or data herein to improve reliability, function, or design.
Information furnished by Broadcom is believed to be accurate and reliable.
However, Broadcom does not assume any liability arising out of the application
or use of this information, nor the application or use of any product or circuit
described herein, neither does it convey any license under its patent rights nor
the rights of others.
AV02-1305EN – August 24, 2017
相关型号:
![](http://pdffile.icpdf.com/pdf2/p00341/img/page/ACPL-W481_2097679_files/ACPL-W481_2097679_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00341/img/page/ACPL-W481_2097679_files/ACPL-W481_2097679_2.jpg)
ACPL-P481
Inverted Logic, High CMR Optocoupler for Intelligent Power Modules and IGBT/MOSFET Gate Drive
AVAGO
![](http://pdffile.icpdf.com/pdf2/p00342/img/page/ACPL-P481_2103843_files/ACPL-P481_2103843_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00342/img/page/ACPL-P481_2103843_files/ACPL-P481_2103843_2.jpg)
ACPL-P481
Inverted Logic, High CMR Optocoupler for Intelligent Power Modules and IGBT/MOSFET Gate Drive
BOARDCOM
![](http://pdffile.icpdf.com/pdf2/p00334/img/page/ACPL-M483_2052865_files/ACPL-M483_2052865_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00334/img/page/ACPL-M483_2052865_files/ACPL-M483_2052865_2.jpg)
ACPL-P483
Inverted Logic High CMR Intelligent Power Module and Gate Drive Interface Optocoupler
BOARDCOM
![](http://pdffile.icpdf.com/pdf2/p00335/img/page/ACPL-M484_2059195_files/ACPL-M484_2059195_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00335/img/page/ACPL-M484_2059195_files/ACPL-M484_2059195_2.jpg)
ACPL-P484
Positive Logic High CMR Intelligent Power Module and Gate Drive Interface Optocoupler
BOARDCOM
©2020 ICPDF网 联系我们和版权申明