ACPL-P483 [BOARDCOM]
Inverted Logic High CMR Intelligent Power Module and Gate Drive Interface Optocoupler;![ACPL-P483](http://pdffile.icpdf.com/pdf2/p00334/img/icpdf/ACPL-M483_2052865_icpdf.jpg)
型号: | ACPL-P483 |
厂家: | ![]() |
描述: | Inverted Logic High CMR Intelligent Power Module and Gate Drive Interface Optocoupler 栅 |
文件: | 总13页 (文件大小:676K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
ACPL-M483/P483/W483
Inverted Logic High CMR Intelligent Power Module
and Gate Drive Interface Optocoupler
Data Sheet
Description
Features
The ACPL-M483/P483/W483 fast-speed optocoupler contains a
AlGaAs LED and photo detector with built-in Schmitt trigger to
provide logic-compatible waveforms, eliminating the need for
additional wave shaping. The totem pole output eliminates the
need for a pull-up resistor and allows for direct drive Intelligent
Power Module or gate drive. Minimized propagation delay
difference between devices makes these optocouplers
excellent solutions for improving inverter efficiency through
reduced switching dead time.
Inverted output type (totem pole output)
Truth Table Guaranteed: V from 4.5V to 30V
CC
Performance Specified for Common IPM Applications Over
Industrial Temperature Range
Short Maximum Propagation Delays
Minimized Pulse Width Distortion (PWD)
Very High Common Mode Rejection (CMR)
Hysteresis
Available in SO-5 (ACPL-M483) and Stretched SO-6
package (ACPCL-P483/W483)
Package Clearance/Creepage at 8 mm (ACPL-W483)
Safety Approval:
Functional Diagram
ACPL-M483
Anode
1
3
6
5
4
VCC
—
UL Recognized with 5000V
minute per UL1577.
CSA Approved.
(ACPL-W483) for 1
RMS
VO
—
—
Cathode
Ground
SHIELD
IEC/EN/DIN EN 60747-5-5 Approved with V
=
IORM
567 V
for ACPL-M483, V
= 891 V
for
peak
IORM
peak
ACPL-P483, and V
under option 060.
= 1140 V
for ACPL-W483,
ACPL-P483 and ACPL-W483
IORM
peak
Anode
N.C.
1
2
3
6
5
4
VCC
VO
Specifications
Cathode
Ground
SHIELD
Wide Operating Temperature Range: –40°C to +105°C
Maximum Propagation Delay t /t = 120 ns/120 ns
Maximum Pulse Width Distortion (PWD) = 50 ns
PHL PLH
Note: A 0.1 μF bypass capacitor must be connected between
pins 4 and 6. Truth Table Guaranteed: V from 4.5V to 30V.
CC
Propagation Delay Difference: Min/Max = –100 ns/+100 ns
Wide Operating V Range: 4.5V to 30V
CC
Truth Table (Inverting Logic)
30 kV/μs Minimum Common Mode Rejection (CMR) at
V
= 1000V
CM
V0
LED
CAUTION
It is advised that normal static precautions be
taken in handling and assembly of this
component to prevent damage and/or
degradation which may be induced by ESD.
On
LOW
OFF
HIGH
Broadcom
- 1 -
ACPL-M483/P483/W483
Data Sheet
Applications
IPM Interface Isolation
Isolated IGBT/MOSFET Gate Drive
AC and Brushless DC Motor Drives
Industrial Inverters
General Digital Isolation
Ordering Information
ACPL-M483/P483/W483 is UL recognized with 3750/3750/5000V /1 minute rating per UL 1577, respectively.
RMS
Option
IEC/EN/DIN EN
60747-5-5
Part Number
Package
Surface Mount
Tape and Reel
Quantity
RoHS Compliant
-000E
-500E
-060E
-560E
-000E
-500E
-060E
-560E
X
X
X
X
X
X
X
X
100 per tube
1500 per reel
100 per tube
1500 per reel
100 per tube
1000 per reel
100 per tube
1000 per reel
X
X
X
X
Stretched
SO-5
ACPL-M483
X
X
ACPL-P483
ACPL-W483
Stretched
SO-6
X
X
To order, choose a part number from the part number column and combine with the desired option from the option column to
form an ordering part number.
Example 1: ACPL-P483-560E: Stretched SO-6 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN
60747-5-5 Safety Approval and RoHS compliant.
Example 2: ACPL-P483-000E to order product of Stretched SO-6 Surface Mount package in Tube packaging and RoHS
compliant.
Example 3: ACPL-M483-000E to order product of SO-5 Surface Mount package in Tube packaging and RoHS compliant.
Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.
Recommended Pb-Free IR Profile
The recommended reflow profile is per JEDEC Standard, J-STD-020 (latest revision). Non-halide flux should be used.
Regulatory Information
The ACPL-M483/P483/W483 is approved by the following organizations:
IEC/EN/DIN EN 60747-5-5 (Option 060 only): Approved with Maximum Working Insulation Voltage V
= 567V
for
peak
IORM
ACPL-M483, V
= 891V
for ACPL-P483, and V
= 1140V
for ACPL-W483.
IORM
peak
IORM
peak
UL: Approval under UL 1577, component recognition program up to V = 3750V
File E55361 for ACPL-M483 and
RMS
ISO
ACPL-P483. Approval under UL 1577, component recognition program up to V = 5000V
File E55361 for ACPL-W483;
ISO
RMS
CSA: Approval under CSA Component Acceptance Notice #5, File CA 88324.
Broadcom
- 2 -
ACPL-M483/P483/W483
Data Sheet
Package Outline Drawings
ACPL-M483 SO-5 Package (5 mm Creepage and Clearance)
TYPE NUMBER (LAST 3 DIGITSꢀ
DATE CODE
Land Pattern Recommendation
4.4
(0.17ꢀ
MXXX
XXX
7.0 0.2
4.4 0.1
(0.276 0.008ꢀ
(0.173 0.004ꢀ
1.3 (0.05ꢀ
2.5 (0.10ꢀ
0.4 0.05
2.0 (0.080ꢀ
8.27
(0.016 0.002ꢀ
0.64 (0.025ꢀ
3.6 0.1ꢁ
(0.142 0.004ꢀ
(0.325ꢀ
0.102 0.102
0.15 0.025
(0.006 0.001ꢀ
2.5 0.1
(0.004 0.004ꢀ
(0.098 0.004ꢀ
7° MAX.
0.71
1.27
BSC
MIN
(0.028ꢀ
(0.050ꢀ
Dimensions in millimeters (inchesꢀ.
ꢁ Maximum Mold flash on each side is 0.15 mm (0.006ꢀ.
Note: Foating Lead Protrusion is 0.15 mm (6 milsꢀ max.
MAX. LEAD COPLANARITY
= 0.102 (0.004ꢀ
Broadcom
- 3 -
ACPL-M483/P483/W483
Data Sheet
ACPL-P483 Stretched SO-6 Package (7 mm Clearance) with Land Pattern Recommendation
ꢁ4.580 +– 0.254
0
Land Pattern Recommendation
1.27 (0.050ꢀ BSG
0.381 0.127
(0.015 0.005ꢀ
0.180 + 0.010
(
)
–
0.000
0.64 (0.025ꢀ
1.27 (0.05ꢀ
2.16
(0.085ꢀ
10.7
(0.421ꢀ
7.62 (0.300ꢀ
6.81 (0.268ꢀ
1.590 0.127
(0.063 0.005ꢀ
3.180 0.127
(0.125 0.005ꢀ
0.45 (0.018ꢀ
45°
7°
7°
7°
0.254 0.050
(0.010 0.002ꢀ
0.20 0.10
7°
(0.008 0.004ꢀ
Floating Lead protusion max. = 0.25 mm [0.01 inches]
Lead Coplanarity = 0.1 mm [0.004 inches]
Dimensions in millimeters [inches]
ꢁTotal Package Width = 4.834 0.254 mm
(inclusive of mold flashꢀ
1
0.250
5° NOM.
(0.040 0.010ꢀ
9.7 0.250
(0.382 0.010ꢀ
ACPL-W483 Stretched SO-6 Package (8 mm Clearance) with Land Pattern Recommendation
+
0.254
ꢁ4.580
0.180
1.27 BSG
0.050
0
+
0.010
0.000
Land Pattern Recommendation
0.381 0.127
0.015 0.005
-
0.64 (0.025ꢀ
1
2
3
6
5
4
1.27 (0.05ꢀ
1.905
(0.075ꢀ
7.62
[0.300]
12.65
(0.5ꢀ
+
-0.000
0.127
6.807
0.268
+
0.005
-
0.000
1.590 0.127
0.063 0.005
3.180 0.127
0.125 0.005
45°
0.45
0.018
7°
7°
0.20 0.10
0.008 0.004
0.254 0.050
0.010 0.002
0.750 0.250
[0.0295 0.010]
Floating Lead protusion max. = 0.25 mm [0.01 inches]
Lead Coplanarity = 0.1 mm [0.004 inches]
Dimensions in millimeters [inches]
ꢁTotal Package Width = 4.834 0.254 mm
(inclusive of mold flashꢀ
35° NOM.
11.500 0.25
0.453 0.010
Broadcom
- 4 -
ACPL-M483/P483/W483
Data Sheet
IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (Option 060)
Description
Symbol
ACPL-M483
ACPL-P483
ACPL-W483
Unit
Installation classification per DIN VDE 0110/1.89, Table 1
for rated mains voltage ≤ 150VRMS
I– IV
I– IV
I – III
I – III
I– IV
I– IV
I – III
I – III
I – IV
I– IV
I– IV
I– IV
I– III
for rated mains voltage ≤ 300VRMS
for rated mains voltage ≤ 450VRMS
for rated mains voltage ≤ 600VRMS
for rated mains voltage ≤ 1000VRMS
Climatic Classification
55/105/21
Pollution Degree (DIN VDE 0110/1.89)
Maximum Working Insulation Voltage
2
VIORM
VPR
567
891
1140
2137
Vpeak
Vpeak
Input to Output Test Voltage, Method ba
VIORM x 1.875 = VPR, 100% Production Test with tm = 1
sec, Partial Discharge < 5 pC
1063
1670
Input to Output Test Voltage, Method aa
VIORM x 1.6=VPR, Type and Sample Test, tm = 10 sec,
VPR
907
1426
1824
8000
Vpeak
Partial Discharge < 5 pC
Highest Allowable Overvoltage
(Transient Overvoltage tini = 60 sec)
VIOTM
6000
6000
Vpeak
Safety-limiting Values – maximum values allowed in the event of a failure
Case Temperature
TS
IS, INPUT
PS, OUTPUT
RS
175
230
600
°C
mA
mW
Ω
Input Current
Output Power
>109
Insulation Resistance at TS, VIO = 500V
a.
Refer to the optocoupler section of the Isolation and Control Components Designer’s Catalog, under the Product Safety Regulations section, (IEC/EN/DIN EN
60747-5-5), for a detailed description of Method a and Method b partial discharge test profiles.
Insulation and Safety Related Specifications
Parameter
Symbol ACPL-M483 ACPL-P483 ACPL-W483
Unit
Condition
Minimum External Air Gap
(External Clearance)
L(101)
5.0
7.0
8.0
mm Measured from input terminals to output
terminals, shortest distance through air.
Minimum External Tracking
(External Creepage)
L(102)
5.0
8.0
8.0
mm Measured from input terminals to output
terminals, shortest distance path along
body.
Minimum Internal Plastic Gap
(Internal Clearance)
0.08
mm Through insulation distance conductor to
conductor, usually the straight line distance
thickness between the emitter and detector.
Tracking Resistance
CTI
>175
IIIa
V
DIN IEC 112/VDE 0303 Part 1.
(Comparative Tracking Index)
Isolation Group
Material Group (DIN VDE 0110, 1/89, Table 1).
Broadcom
- 5 -
ACPL-M483/P483/W483
Data Sheet
Absolute Maximum Ratings
Parameter
Storage Temperature
Symbol
TS
Min.
–55
–40
Max.
+125
+105
10
Unit
°C
Note
Operating Temperature
Average Input Current
TA
°C
IF(AVG)
IF(TRAN)
mA
Peak Transient Input Current
(<1 μs pulse width, 300 pps)
(<200 μs pulse width, <1% duty cycle)
1.0
40
A
mA
Reverse Input Voltage
VR
IO
5
V
mA
V
Average Output Current
50
Supply Voltage
VCC
VO
PT
0
35
Output Voltage
–0.5
35
V
Total Package Power Dissipation (ACPL-M483)
Total Package Power Dissipation
Solder Reflow Temperature Profile
145
mW
mW
1
1
PT
210
See reflow thermal profile
Recommended Operating Conditions
Parameter
Power Supply Voltagea
Symbol
VCC
Min.
4.5
4
Max.
30
Unit
V
Note
2
Forward Input Current (ON)
Forward Input Voltage (OFF)
Operating Temperature
IF(ON)
VF(OFF)
TA
7
mA
V
0.8
–40
+105
°C
a.
Truth Table guaranteed: 4.5V to 30V
Electrical Specifications
Over recommended operating conditions T = –40°C to +105°C, V = 4.5V to 30V, I
= 4 mA to 7 mA, V
= 0V to 0.8V, unless
F(OFF)
A
CC
F(ON)
otherwise specified. All typicals at T = 25°C.
A
Parameter
Symbol
Min.
Typ.
Max.
0.3
Unit
Test Conditions
Fig.
Note
Logic Low Output Voltage
VOL
V
IOL = 3.5 mA
1, 3
0.5
IOL = 6.5 mA
Logic High Output Voltage
VOH
VCC – 0.3 VCC
–
–
V
IOH = –3.5 mA
2, 3, 7
0.04
VCC – 0.5 VCC
IOH = –6.5 mA
01.07
Logic Low Supply Current
Logic High Supply Current
ICCL
1.5
3.0
3.0
3.0
3.0
mA
mA
mA
mA
VCC = 5.5V, IF = 7 mA, IO = 0 mA
VCC = 20V, IF = 7 mA, IO = 0 mA
VCC = 5.5V, VF = 0V, IO = 0 mA
VCC = 30V, VF = 0V, IO = 0 mA
1.7
1.5
1.7
ICCH
Broadcom
- 6 -
ACPL-M483/P483/W483
Data Sheet
Parameter
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
Fig.
Note
Threshold Input Current
Low to High
IFLH
0.8
2.2
mA
Threshold Input Voltage
High to Low
VFHL
IOSL
0.8
V
Logic Low Short Circuit
Output Current
125
125
200
200
mA
mA
mA
mA
V
VO = VCC = 5.5V, IF = 7 mA, VO = GND
3
3
V
O = VCC = 20V, IF = 7 mA, VO = GND
VCC = 5.5V, VF = 0V
Logic High Short Circuit
Output Current
IOSH
–200
–200
1.5
–125
–125
1.7
V
CC = 20V, VF = 0V
Input Forward Voltage
VF
1.3
5
TA = 25°C, IF = 4 mA
IF = 4 mA
4
1.85
V
Input Reverse Breakdown
Voltage
BVR
ΔVF/ΔTA
CIN
V
IR = 10 μA
Input Diode Temperature
Coefficient
1.7
60
mV/°C
pF
IF = 4 mA
Input Capacitance
f = 1 MHz, VF = 0V
4
Switching Specifications
Over recommended operating conditions T = –40°C to +105°C, V = 4.5V to 30V, I
= 4 mA to 7 mA, V
= 0V to 0.8V, unless
F(OFF)
A
CC
F(ON)
otherwise specified. All typicals at T = 25°C.
A
Parameter
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
Fig.
Note
Propagation Delay Time to
Logic Low Output Level
tPHL
75
120
ns
CL = 100 pF, IF(ON) = 4 mA ->
VF = 0V
5, 6, 8
6
120
120
Loaded as per Figure 5
CL = 100 pF, VF = 0V ->
Propagation Delay Time to
Logic High Output Level
tPLH
75
ns
5, 6, 8
6
I
F(ON) = 4 mA
120
50
Loaded as per Figure 5
CL = 100 pF
Pulse Width Distortion
|tPHL – tPLH| = PWD
PDD
ns
ns
9
50
Loaded as per Figure 5
CL = 100 pF
Propagation Delay Difference
Between Any Two Parts
–100
–100
100
10
100
Loaded as per Figure 5
Output Rise Time (10% to 90%)
Output Fall Time (90% to 10%)
tr
tf
6
6
ns
ns
5
5
9
Logic High Common Mode
Transient Immunity
|CMH|
30
30
kV/μs
|VCM| = 1000V, IF = 4.0 mA,
7
7
V
CC = 5V, TA = 25°C
Logic Low Common Mode
Transient Immunity
|CML|
kV/μs
|VCM| = 1000V, VF = 0V,
VCC = 5V, TA = 25°C
9
Broadcom
- 7 -
ACPL-M483/P483/W483
Data Sheet
Package Characteristics
Parameter
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
Fig.
Note
Input-Output Momentary
Withstand Voltagea
VISO
3750
(ACPL-M483/P483)
5000 (ACPL-W483)
VRMS
RH < 50%, t = 1 min.
TA = 25°C
5, 8
1012
0.6
Input-Output Resistance
Input-Output Capacitance
RI-O
CI-O
Ω
VI-O = 500VDC
5
5
pF
f = 1 MHz, VI-O = 0VDC
a.
The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating.
For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable).
UVLO
Figure 10 and Figure 11 show typical output waveforms during Power-up and Power-down processes.
Notes:
1. Derate total package power dissipation, PT, linearly above 70°C free-air temperature at a rate of 4.5 mW/°C (ACPL-P483/W483) and linearly
above 85°C free-air temperature at a rate of 0.75 mW/°C (ACPL-M483).
2. Detector requires a VCC of 4.5V or higher for stable operation as output might be unstable if VCC is lower than 4.5V. Be sure to check the power
ON/OFF operation other than the supply current.
3. Duration of output short circuit time should not exceed 500 μs.
4. Input capacitance is measured between pin 1 and pin 3.
5. Device considered a two-terminal device: pins 1, 2, and 3 shorted together and pins 4, 5, and 6 shorted together.
6. The tPLH propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of
the output pulse. The tPHL propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on
the trailing edge of the output pulse.
7. CMH is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, VO > 2.0V.
CML is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, VO < 0.8V.
Note: Equal value split resistors (Rin/2) must be used at both ends of the LED.
8. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage. 4500VRMS for one second (leakage
detection current limit, II-O ≤ 5 μA). This test is performed before the 100% production test for partial discharge (Method b) shown in the
IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table, if applicable.
9. Pulse Width Distortion (PWD) is defined as |tPHL – tPLH| for any given device.
10. The difference of tPLH and tPHL between any two devices under the same test condition.
11. Use of a 0.1 μF bypass capacitor connected between pins VCC and Ground is recommended.
Broadcom
- 8 -
ACPL-M483/P483/W483
Data Sheet
Figure 1 Typical Logic Low Output Voltage vs. Temperature
Figure 2 Typical Logic High Output Current vs. Temperature
0.05
0.12
0.1
IF = 4 mA
VF = 0V
0.045
0.04
IO = 6.5 mA
0.035
IO = -6.5 mA
0.08
0.06
0.04
0.02
0.03
0.025
IO = -3.5 mA
IO = 3.5 mA
0.02
0.015
0.01
-40
-10
20
50
80
110
-40
-10
20
50
80
110
TA - TEMPERATURE - °C
TA - TEMPERATURE - °C
Figure 3 Typical Output Voltage vs. Forward Input Current
Figure 4 Typical Input Diode Forward Characteristic
5
100.00000
TA = 25°C
10.00000
IFLH
IFHL
4
3
2
1
0
1.00000
0.10000
0.01000
0.00100
0.00010
0.00001
VCC = 4.5V
TA = 25°C
0
0.5
1
1.5
2
1.1
1.2
1.3
1.4
1.5
1.6
IF - INPUT CURRENT - mA
VF - FORWARD VOLTAGE - V
Figure 5 Test Circuit for tPLH, tPHL, tr, and tf
PULSE GEN.
tr = tf = 5 ns
f = 100 kHz
10% DUTY
CYCLE
THE PROBE AND JIG CAPACITANCES ARE
INCLUDED IN C1 AND C2.
VCC
R1
820Ω
4 mA
560Ω
7 mA
Vo = 5V
5V
Zo = 50Ω
IF(ONꢀ
OUTPUT Vo
ALL DIODES ARE EITHER 1N916 OR 1N3064
1
2
6
5
4
619Ω
MONITORING
ꢁ
NODE
IF(ONꢀ
D1
50% IF(ONꢀ
INPUT IF
0 mA
D2
D3
D4
INPUT
MONITORING
tPHL
tPLH
3
SHIELD
NODE
C2 =
15 pF
5 kΩ
R1
VOH
1.3V
C1 = 120 pF
OUTPUT V
VOL (0Vꢀ
ꢁ0.1 μF BYPASS ꢂ SEE NOTE 11
Broadcom
- 9 -
ACPL-M483/P483/W483
Data Sheet
Figure 6 Typical Propagation Delays vs. Temperature
Figure 7 Typical Logic High Output Voltage vs. Supply Voltage
35
30
25
20
15
10
5
90
Vcc = 4.5V
IF = 4 mA
TA = 25°C
80
70
TPHL (IF = 4 mAꢀ
60
50
TPLH (IF = 4 mAꢀ
TPHL (IF = 7 mAꢀ
TPLH (IF = 7 mAꢀ
0
-40
-10
20
50
80
110
0
5
10
15
20
25
30
35
TA - Temperature - °C
VCC - Supply Voltage - V
Figure 8 Typical Propagation Delay vs. Supply Voltage
90
TA = 25°C
TPHL (I
TPLH (I
TPHL (I
TPLH (I
F
F
F
F
= 4 mAꢀ
= 4 mAꢀ
= 7 mAꢀ
= 7 mAꢀ
80
70
60
50
0
5
10
15
20
25
30
35
VCC - Supply Voltage - V
Figure 9 Test Circuit for Common Mode Transient Immunity and Typical Waveforms
CMH
VCC
CML
RIN/2
VCM
(PEAKꢀ
A
B
|VCM
|
1
2
3
6
5
4
0 V
0.1 μF
+
–
VFF
OUTPUT Vo
MONITORING
NODE
SWITCH AT B: VF = 0V
VOH
Vo (MIN.ꢀꢁ
SHIELD
RIN/2
OUTPUT Vo
SWITCH AT A: IF = 4 mA
Vo (MAX.ꢀꢁ
VCM
–
VOL
+
ꢁ SEE NOTE 7
Broadcom
- 10 -
ACPL-M483/P483/W483
Data Sheet
Figure 10 VCC Ramp When LED ON
10V
Vcc = 2V~4V
Vcc = 2V~4V
Vcc
Vcc = 1.8V (typꢀ
Vcc = 1.8V (typꢀ
0V
Output
High
Impedance
state
High
Impedance
state
1 ms
Discharge delay,
i. LED is OFF
depending on the
power supply slew rate
Figure 11 VCC Ramp When LED OFF
10V
Vcc = 2V~4V
Vcc = 2V~4V
Vcc
Vcc = 1.8V (typꢀ
Vcc = 1.8V (typꢀ
0V
High
Impedance
state
High
Impedance
state
Output
1 ms
ii. LED is ON
Discharge delay,
depending on the
power supply slew rate
Broadcom
- 11 -
ACPL-M483/P483/W483
Data Sheet
Thermal Model for ACPL-M483 SO-5
Package Optocoupler
Thermal Model for ACPL-P483/W483 SO-6
Package Optocoupler
Definitions
Definitions
R
: Junction to Ambient Thermal Resistance of LED due to
R : Junction to Ambient Thermal Resistance of LED due to
11
heating of LED
R : Junction to Ambient Thermal Resistance of LED due to
12
heating of Detector (Output IC)
R : Junction to Ambient Thermal Resistance of Detector
21
(Output IC) due to heating of LED.
R : Junction to Ambient Thermal Resistance of Detector
22
11
heating of LED
R
: Junction to Ambient Thermal Resistance of LED due to
12
heating of Detector (Output IC)
R
: Junction to Ambient Thermal Resistance of Detector
21
(Output IC) due to heating of LED.
R
: Junction to Ambient Thermal Resistance of Detector
22
(Output IC) due to heating of Detector (Output IC).
(Output IC) due to heating of Detector (Output IC).
P : Power dissipation of LED (W).
P : Power dissipation of LED (W).
P : Power dissipation of Detector/Output IC (W).
2
T : Junction temperature of LED (°C).
1
T : Junction temperature of Detector (°C).
2
1
1
P : Power dissipation of Detector/Output IC (W).
2
T : Junction temperature of LED (°C).
1
T : Junction temperature of Detector (°C).
2
T : Ambient temperature.
T : Ambient temperature.
a
a
ΔT : Temperature difference between LED junction and
ΔT : Temperature difference between LED junction and
1
1
ambient (°C).
ambient (°C).
ΔT : Temperature deference between Detector junction
and ambient.
Ambient Temperature: Junction to Ambient Thermal
Resistances were measured approximately 1.25 cm above
optocoupler at ~23°C in still air
ΔT : Temperature deference between Detector junction
and ambient.
Ambient Temperature: Junction to Ambient Thermal
Resistances were measured approximately 1.25 cm above
optocoupler at ~23°C in still air
2
2
Description
Description
This thermal model assumes that an 5-pin single-channel
plastic package optocoupler is soldered into a 7.62 cm x
7.62 cm printed circuit board (PCB). The temperature at the LED
and Detector junctions of the optocoupler can be calculated
using the equations below.
This thermal model assumes that an 6-pin single-channel
plastic package optocoupler is soldered into a 7.62 cm x
7.62 cm printed circuit board (PCB). The temperature at the LED
and Detector junctions of the optocoupler can be calculated
using the equations below.
T = (R × P + R × P ) + T -- (1)
T = (R × P + R × P ) + T -- (1)
1 11 1 12 2 a
1
11
1
12
2
a
T = (R × P + R × P ) + T -- (2)
T = (R × P + R × P ) + T -- (2)
2 21 1 22 2 a
2
21
1
22
2
a
JEDEC Specifications
R11
R12, R21
R22
JEDEC Specifications
R11
R12, R21
R22
Low K board
High K board
191
126
77, 91
26, 35
99
51
Low K board
High K board
167
117
64, 81
31, 39
89
54
Note: Maximum junction temperature for above parts: 125°C.
Note: Maximum junction temperature for above parts: 125°C.
Broadcom
- 12 -
For product information and a complete list of distributors, please go to our web
site: www.broadcom.com.
Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago,
and the A logo are among the trademarks of Broadcom and/or its affiliates in the
United States, certain other countries and/or the EU.
Copyright © 2017 by Broadcom. All Rights Reserved.
The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For
more information, please visit www.broadcom.com.
Broadcom reserves the right to make changes without further notice to any
products or data herein to improve reliability, function, or design.
Information furnished by Broadcom is believed to be accurate and reliable.
However, Broadcom does not assume any liability arising out of the application
or use of this information, nor the application or use of any product or circuit
described herein, neither does it convey any license under its patent rights nor
the rights of others.
AV02-3216EN – November 10, 2017
相关型号:
![](http://pdffile.icpdf.com/pdf2/p00335/img/page/ACPL-M484_2059195_files/ACPL-M484_2059195_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00335/img/page/ACPL-M484_2059195_files/ACPL-M484_2059195_2.jpg)
ACPL-P484
Positive Logic High CMR Intelligent Power Module and Gate Drive Interface Optocoupler
BOARDCOM
©2020 ICPDF网 联系我们和版权申明