EVAL-AD7739EBZ [ADI]
8-Channel, High Throughput, 24-Bit Sigma-Delta ADC; 8通道，高吞吐量， 24位Σ- Δ型ADC
| 型号： | EVAL-AD7739EBZ |
| 厂家： | 
ADI |
| 描述： | 8-Channel, High Throughput, 24-Bit Sigma-Delta ADC |
| 文件： | 总32页 (文件大小：540K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
8-Channel, High Throughput,
24-Bit Sigma-Delta ADC
AD7739
Data Sheet
FEATURES
FUNCTIONAL BLOCK DIAGRAM
REFIN(–) REFIN(+)
High resolution ADC
24 bits, no missing codes
0.0015% nonlinearity
REFERENCE
DETECT
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
Optimized for fast channel switching
18-bit p-p resolution (21 bits effective) at 500 Hz
16-bit p-p resolution (19 bits effective) at 4 kHz
On-chip per channel system calibration
Configurable inputs
8 single-ended or 4 fully differential
Input ranges
+625 mV, 625 mV, +1.25 V, 1.25 V, +2.5 V, 2.5 V
3-wire serial interface
BUFFER
24-BIT
- ADC
MUX
DV
DD
AD7739
CS
SCLK
DOUT
DIN
CALIBRATION
CIRCUITRY
SERIAL
INTERFACE
AINCOM/P0
SPI®, QSPI™, MICROWIRE™, and DSP compatible
Schmitt trigger on logic inputs
Single-supply operation
AV
DD
5 V analog supply
3 V or 5 V digital supply
RESET
RDY
CLOCK
GENERATOR
CONTROL
LOGIC
I/O PORT
SYNC/P1
Package: 24-lead TSSOP
APPLICATIONS
AGND AV
DD
MCLKOUT MCLKIN DGND DV
DD
03742-0-012
PLCs/DCSs
Multiplexing applications
Process control
Figure 1.
Industrial instrumentation
GENERAL DESCRIPTION
The AD7739 is a high precision, high throughput analog front
end. True 16-bit p-p resolution is achievable with a total
conversion time of 250 μs (4 kHz channel switching), making it
ideally suited to high resolution multiplexing applications.
The part is specified for operation over the extended industrial
temperature range of –40°C to +105°C.
Other parts in the AD7739 family are the AD7738, AD7734,
and AD7732.
The part can be configured via a simple digital interface, which
allows users to balance the noise performance against data
throughput up to 15 kHz.
The AD7738 is similar to the AD7739 but has higher speed
(8.5 kHz channel switching for 16-bit performance) and higher
AIN leakage current. The AD7738 multiplexer output is pinned
out externally, allowing the user to implement programmable
gain or signal conditioning before being applied to the ADC.
The analog front end features eight single-ended or four fully
differential input channels with unipolar or bipolar 625 mV,
1.25 V, and 2.5 V input ranges. It accepts a common-mode
input voltage from 200 mV above AGND to AVDD − 300 mV.
The AD7734 analog front end features four single-ended input
channels with unipolar or true bipolar input ranges to 10 V
while operating from a single +5 V analog supply. The AD7734
accepts an analog input overvoltage to 16.5 V without
degrading the performance of the adjacent channels.
The differential reference input features no-reference detect
capability. The ADC also supports per channel system
calibration options.
The digital serial interface can be configured for 3-wire
operation and is compatible with microcontrollers and digital
signal processors. All interface inputs are Schmitt triggered.
The AD7732 is similar to the AD7734, but its analog front end
features two fully differential input channels.
Rev. A
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2003–2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
AD7739
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Channel Full-Scale Calibration Registers ............................... 16
Channel Status Registers ........................................................... 17
Channel Setup Registers............................................................ 18
Channel Conversion Time Registers....................................... 19
Mode Register............................................................................. 19
Digital Interface Description ........................................................ 21
Hardware ..................................................................................... 21
Reset............................................................................................. 22
Access the AD7739 Registers.................................................... 22
Single Conversion and Reading Data...................................... 22
Dump Mode................................................................................ 22
Continuous Conversion Mode ................................................. 23
Continuous Read (Continuous Conversion) Mode .............. 24
Circuit Description......................................................................... 25
Analog Inputs.............................................................................. 25
Sigma-Delta ADC ...................................................................... 25
Chopping..................................................................................... 25
Multiplexer, Conversion, and Data Output Timing .............. 26
Frequency Response .................................................................. 27
Extended Voltage Range of the Analog Input ........................ 27
Voltage Reference Inputs........................................................... 28
Reference Detect......................................................................... 28
I/O Port........................................................................................ 28
Calibration................................................................................... 28
Outline Dimensions ....................................................................... 30
Ordering Guide .......................................................................... 30
Applications....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Timing Specifications .................................................................. 5
Timing Diagrams.......................................................................... 6
Absolute Maximum Ratings............................................................ 7
ESD Caution.................................................................................. 7
Pin Configuration and Function Descriptions............................. 8
Typical Performance Characteristics ........................................... 10
Output Noise and Resolution Specification................................ 11
Chopping Enabled...................................................................... 11
Chopping Disabled..................................................................... 12
Register Descriptions ..................................................................... 13
Register Access............................................................................ 14
Communications Register......................................................... 14
I/O Port Register......................................................................... 15
Revision Register ........................................................................ 15
Test Register ................................................................................ 15
ADC Status Register................................................................... 15
Checksum Register..................................................................... 16
ADC Zero-Scale Calibration Register ..................................... 16
ADC Full-Scale Calibration Register....................................... 16
Channel Data Registers.............................................................. 16
Channel Zero-Scale Calibration Registers.............................. 16
REVISION HISTORY
8/13—Rev. 0 to Rev. A
Updated Format..................................................................Universal
Changes to Figure 1.......................................................................... 1
Change to ADC Performance Chopping Enabled, Integral
Nonlinearity Parameter, Table 1 ..................................................... 3
Change to Table 3 ............................................................................. 7
Deleted Figure 12, Renumbered Sequentially .............................. 8
Changes to Revision Register Section.......................................... 15
Change to Voltage Reference Inputs Section .............................. 28
Updated Outline Dimensions....................................................... 30
Changes to Ordering Guide .......................................................... 30
5/03—Revision 0: Initial Version
Rev. A | Page 2 of 32
Data Sheet
AD7739
SPECIFICATIONS
–40°C to +105°C; AVDD = 5 V 5ꢀ; DVDD = 2.7 V to 3.6 V, or 5 V 5ꢀ; ꢁREFN(+) = 2.5 V; ꢁREFN(–) = 0 V, AFNCOM = 2.5 V; Fnternal
Buffer On, AFN ꢁange = 1.25 V; fMCLKFN = 6.144 MHz; unless otherwise noted.
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
ADC PERFORMANCE, CHOPPING
ENABLED
Conversion Time Rate
No Missing Codes1, 2
Output Noise
372
24
11840
Hz
Bits
Configure via conv. time register
FW ≥ 12 (conversion time ≥ 290 μs)
See Table 5
Resolution
See Table 6
and Table 7
Integral Nonlinearity (INL)2
Offset Error (Unipolar, Bipolar)3
Offset Drift vs. Temperature1
Gain Error3
Gain Drift vs. Temperature1
Positive Full-Scale Error3
Positive Full-Scale Drift vs. Temp.1
Bipolar Negative Full-Scale Error4
Common-Mode Rejection
Power Supply Rejection
0.0005
10
0.0015
% of FSR
μV
nV/°C
Before calibration
Before calibration
Before calibration
25
0.2
2.5
0.2
2.5
%
ppm of FS/°C
% of FSR
ppm of FS/°C
% of FSR
dB
0.0030
95
80
After calibration
At dc, AIN = 1 V
At dc, AIN = 1 V
80
70
dB
ADC PERFORMANCE, CHOPPING
DISABLED
Conversion Time Rate
No Missing Codes1, 2
Output Noise
737
24
15133
Hz
Bits
Configure via conv. time register
FW 12 (conversion time 290 μs)
See Table 8
Resolution
See Table 9
and Table 10
Integral Nonlinearity (INL)2
Offset Error (Unipolar, Bipolar)5
Offset Drift vs. Temperature
Gain Error3
0.0015
1
1.5
0.2
2.5
0.2
2.5
0.0030
75
65
% of FSR
mV
μV/°C
Before calibration
Before calibration
Before calibration
%
Gain Drift vs. Temperature
Positive Full-Scale Error3
Positive Full-Scale Drift vs. Temp.
Bipolar Negative Full-Scale Error4
Common-Mode Rejection
Power Supply Rejection
ANALOG INPUTS
ppm of FS/°C
% of FSR
ppm of FS/°C
% of FSR
dB
After calibration
At dc, AIN = 1 V
At dc, AIN = 1 V
dB
Analog Input Voltage1, 6
2.5 V Range
2.5 V Range
1.25 V Range
1.25 V Range
0.625 V Range
0.625 V Range
2.5
0 to 2.5
1.25
0 to 1.25
0.625
0 to 0.625
V
V
V
V
V
V
V
AIN, AINCOM Common-Mode/
0.2
AVDD − 0.3
Absolute Voltage1
Analog Input Slew Rate1, 7
0.5
5
V/conv. time
nA
AIN absolute voltage > 3 V
Only one channel, chop disabled
AIN, AINCOM Input Current1, 8
1
Rev. A | Page 3 of 32
AD7739
Data Sheet
Parameter
Min
2.475
0
Typ
Max
Unit
Test Conditions/Comments
REFERENCE INPUTS
REFIN(+) to REFIN(−) Voltage1, 9
NOREF Trigger Voltage
2.5
0.5
2.525
V
V
V
NOREF bit in channel status register
REFIN(+), REFIN(−) Common-Mode/
AVDD
400
Absolute Voltage1
Reference Input DC Current10
SYSTEM CALIBRATION1, 11
Full-Scale Calibration Limit
Zero-Scale Calibration Limit
Input Span
μA
+1.05 × FS
2.1 × FS
V
V
V
−1.05 × FS
0.8 × FS
LOGIC INPUTS
Input Current
Input Current CS
1
10
μA
μA
μA
pF
V
V
V
V
V
CS = DVDD
−40
CS = DGND, internal pull-up resistor
Input Capacitance
5
1
VT+
VT–
1.4
0.8
0.3
0.95
0.4
0.3
2
DVDD = 5 V
DVDD = 5 V
DVDD = 5 V
DVDD = 3 V
DVDD = 3 V
DVDD = 3 V
1
1.4
0.85
2
1.1
0.85
1
VT+ – VT–
1
VT+
1
VT–
1
VT+ – VT–
V
MCLK IN ONLY
Input Current
Input Capacitance
10
0.8
μA
pF
V
V
V
5
VINL Input Low Voltage
VINH Input High Voltage
VINL Input Low Voltage
VINH Input High Voltage
LOGIC OUTPUTS12
DVDD = 5 V
DVDD = 5 V
DVDD = 3 V
DVDD = 3 V
3.5
2.5
0.4
V
VOL Output Low Voltage
VOH Output High Voltage
VOL Output Low Voltage
VOH Output High Voltage
Floating State Leakage Current
Floating State Leakage Capacitance
P0, P1 INPUTS/OUTPUTS
Input Current
VINL Input Low Voltage
VINH Input High Voltage
VOL Output Low Voltage
VOH Output High Voltage
0.4
0.4
1
V
V
V
V
μA
pF
ISINK = 800 μA, DVDD = 5 V
ISOURCE = 200 μA, DVDD = 5 V
ISINK = 100 μA, DVDD = 3 V
ISOURCE = 100 μA, DVDD = 3 V
4.0
DVDD − 0.6
3
Levels referenced to analog supplies
10
0.8
μA
V
V
V
V
AVDD = 5 V
AVDD = 5 V
ISINK = 8 mA, AVDD = 5 V
ISOURCE = 200 μA, AVDD = 5 V
3.5
4.0
0.4
Rev. A | Page 4 of 32
Data Sheet
AD7739
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER REQUIREMENTS
AVDD to AGND Voltage
DVDD to DGND Voltage
4.75
4.75
2.70
5.25
5.25
3.60
16
V
V
V
mA
mA
mA
mA
mA
mW
mW
AVDD Current (Normal Mode)
13.6
9.2
8.5
2.7
1.0
85
AVDD Current (Reduced Power Mode)
AVDD Current (Internal Buffer Off)
DVDD Current (Normal Mode)13
DVDD Current (Normal Mode)13
Power Dissipation (Normal Mode)13
11
MCLK = 4 MHz
3
DVDD = 5 V
DVDD = 3 V
1.5
100
70
Power Dissipation (Reduced Power
Mode)13
60
DVDD = 5 V, MCLK = 4 MHz
DVDD = 3 V, MCLK = 4 MHz
Power Dissipation (Reduced Power
Mode)13
50
mW
μA
AVDD + DVDD Current (Standby
80
Mode)14
Power Dissipation (Standby Mode)14
500
μW
1 Specification is not production tested, but is supported by characterization data at initial product release.
2 See Typical Performance Characteristics.
3 Specifications before calibration. Channel system calibration reduces these errors to the order of the noise.
4 Applies after the zero-scale and full-scale calibration. The negative full-scale error represents the remaining error after removing the offset and gain error.
5 Specifications before calibration. ADC zero-scale self-calibration or channel zero-scale system calibration reduce this error to the order of the noise.
6 For specified performance. The output data span corresponds to the specified nominal input voltage range. The ADC is functional outside the nominal input voltage
range, but the performance might degrade. Outside the nominal input voltage range, the OVR bit in the channel status register is set and the channel data register
value depends on the clamp bit in the mode register. See the register and circuit descriptions for details.
7 For specified performance. If the analog input absolute voltage (referred to AGND) changes more than 0.5 V during one conversion time, the result can be affected by
distortion in the input buffer. This limit does not apply to analog input absolute voltages below 3 V.
8 If chopping is enabled or when switching between channels, a dynamic current charges the capacitance of the multiplexer. See the circuit description for details.
9 For specified performance. Part is functional with lower VREF
.
10 Dynamic current charging the sigma-delta (Σ-Δ) modulator input switching capacitor.
11 Outside the specified calibration range, calibration is possible but the performance may degrade.
12 These logic output levels apply to the MCLK OUT output when it is loaded with a single CMOS load.
13 With external MCLK, MCLKOUT disabled (CLKDIS bit set in the mode register).
14 External MCLKIN = 0 V or DVDD, digital inputs = 0 V or DVDD, P0 and P1 = 0 V or AVDD
.
TIMING SPECIFICATIONS
AVDD = 5 V 5ꢀ, DVDD = 2.7 V to 3.6 V or 5 V 5ꢀ, Fnput Logic 0 = 0 V, Logic 1 = DVDD, unless otherwise noted.1
Table 2.
Parameter
Min
1
1
50
500
Typ
Max
6.144
4
Unit
MHz
MHz
ns
Test Conditions/Comments
MASTER CLOCK RANGE
Reduced power mode
SYNC pulse width
RESET pulse width
t1
t2
ns
READ OPERATION
t4
0
ns
CS falling edge to SCLK falling edge setup time
SCLK falling edge to data valid delay
DVDD of 4.75 V to 5.25 V
DVDD of 2.7 V to 3.3 V
CS falling edge to data valid delay
DVDD of 4.75 V to 5.25 V
DVDD of 2.7 V to 3.3 V
SCLK high pulse width
SCLK low pulse width
CS rising edge after SCLK rising edge hold time
Bus relinquish time after SCLK rising edge
2
t5
0
0
60
80
ns
ns
2, 3
t5A
0
0
50
50
0
60
80
ns
ns
ns
ns
ns
ns
t6
t7
t8
4
t9
10
80
Rev. A | Page 5 of 32
AD7739
Data Sheet
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
WRITE OPERATION
t11
t12
t13
t14
t15
t16
0
ns
ns
ns
ns
ns
ns
CS falling edge to SCLK falling edge setup
Data valid to SCLK rising edge setup time
Data valid after SCLK rising edge hold time
SCLK high pulse width
SCLK low pulse width
CS rising edge after SCLK rising edge hold time
30
25
50
50
0
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DVDD) and timed from a voltage level of
1.6 V. See Figure 2 and Figure 3.
2 These numbers are measured with the load circuit of Figure 4 and defined as the time required for the output to cross the VOL or VOH limits.
3
CS
This specification is relevant only if goes low while SCLK is low.
4 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 4. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Specifications are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
TIMING DIAGRAMS
CS
t4
t8
t6
SCLK
t7
t5
t9
LSB
t5A
DOUT
MSB
03742-0-002
Figure 2. Read Cycle Timing Diagram
CS
t11
t16
t14
SCLK
t15
t12
t13
DIN
MSB
LSB
03742-0-003
Figure 3. Write Cycle Timing Diagram
I
(800A AT DV = 5V
DD
SINK
100A AT DV = 3V)
DD
TO OUTPUT
PIN
1.6V
50pF
I
(200A AT DV = 5V
DD
SOURCE
100A AT DV = 3V)
DD
03742-0-004
Figure 4. Load Circuit for Access Time and Bus Relinquish Time
Rev. A | Page 6 of 32
Data Sheet
AD7739
ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted.
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Table 3.
Parameter
Rating
AVDD to AGND, DVDD to DGND
AGND to DGND
AVDD to DVDD
AIN, AINCOM to AGND
REFIN(+), REFIN(−) to AGND
P0, P1 Voltage to AGND
Digital Input Voltage to DGND
Digital Output Voltage to DGND
−0.3 V to +7 V
−0.3 V to +0.3 V
−5 V to +5 V
−0.3 V to AVDD + 0.3 V
−0.3 V to AVDD + 0.3 V
−0.3 V to AVDD + 0.3 V
−0.3 V to DVDD + 0.3 V
−0.3 V to DVDD + 0.3 V
4000 V
ESD CAUTION
ESD Rating (ESD Association Human
Body Model, S5.1)
Operating Temperature Range
Storage Temperature Range
Junction Temperature
−40°C to +105°C
−65°C to +150°C
150°C
TSSOP Package θJA Thermal
Impedance
128°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec)
Infrared (15 sec)
215°C
260°C
Rev. A | Page 7 of 32
AD7739
Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
SCLK
MCLKIN
MCLKOUT
CS
1
24 DGND
2
23
22
21
20
19
18
17
DV
DD
3
DIN
4
DOUT
RDY
5
RESET
AD7739
TOP VIEW
(Not to Scale)
6
AV
AGND
REFIN(–)
REFIN(+)
DD
7
AINCOM/P0
SYNC/P1
AIN7
8
9
16 AIN0
10
11
12
15
14
13
AIN6
AIN1
AIN5
AIN2
AIN4
AIN3
03742-0-011
Figure 5. Pin Configuration (24-Lead TSSOP)
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
SCLK
Serial Clock. Schmitt triggered logic input. An external serial clock is applied to this input
to transfer serial data to or from the AD7739.
2
3
MCLKIN
Master Clock Signal for the ADC. This can be provided in the form of a crystal/resonator or
external clock. A crystal/resonator can be tied across the MCLKIN and MCLKOUT pins.
Alternatively, MCLKIN can be driven with a CMOS compatible clock and MCLKOUT can be
left unconnected.
Master Clock Signal for the ADC. When the master clock for the device is a crystal/
resonator, the crystal/resonator is connected between MCLKIN and MCLKOUT. If an
external clock is applied to the MCLKIN, MCLKOUT provides an inverted clock signal or
can be switched off to reduce the device power consumption. MCLKOUT can drive one
CMOS load.
MCLKOUT
4
5
CS
Chip Select. Active low Schmitt triggered logic input with an internal pull-up resistor.
With this input hardwired low, the AD7739 can operate in its 3-wire interface mode using
SCLK, DIN, and DOUT. CS can be used to select the device in systems with more than one
device on the serial bus. It can also be used as an 8-bit frame synchronization signal.
RESET
Schmitt Triggered Logic Input. Active low input that resets the control logic, interface
logic, digital filter, analog modulator, and all on-chip registers of the part to power-on
status. Effectively, everything on the part except the clock oscillator is reset when
the RESET pin is exercised.
6
7
AVDD
AINCOM/P0
Analog Positive Supply Voltage, 5 V to AGND Nominal.
Analog Inputs Common Terminal/Digital Output. The function of this pin is determined
by the P0 DIR bit in the I/O port register; the digital value can be written as the P0 bit in
the I/O port register. The digital voltage is referenced to analog supplies. When
configured as an input (P0 DIR bit set to 1), the single-ended analog inputs 0 to 7
(AIN0 to AIN7) can be referenced to the voltage level of this pin.
8
SYNC/P1
SYNC/Digital Input/Digital Output. The pin direction is determined by the P1 DIR bit; the
digital value can be read/written as the P1 bit in the I/O port register. When the sync bit in
the I/O port register is set to 1, then the SYNC/P1 pin can be used to synchronize the
AD7739 modulator and digital filter with other devices in the system. The digital voltage
is referenced to the analog supplies. When configured as an input, tie the pin high or low.
9 to 16
17
AIN0 to AIN7
REFIN(+)
Analog Inputs.
Positive Terminal of the Differential Reference Input. REFIN(+) voltage potential can lie
anywhere between AVDD and AGND. In normal circuit configuration, connect this pin to a
2.5 V reference voltage.
18
REFIN(−)
Negative Terminal of the Differential Reference Input. REFIN(−) voltage potential can lie
anywhere between AVDD and AGND. In normal circuit configuration, connect this pin to a
0 V reference voltage.
Rev. A | Page 8 of 32
Data Sheet
AD7739
Pin No.
19
Mnemonic
AGND
Description
Ground Reference Point for Analog Circuitry.
20
RDY
Logic Output. Used as a status output in both conversion mode and calibration mode. In
conversion mode, a falling edge on this output indicates that either any channel or all
channels have unread data available, according to the RDYFN bit in the I/O port register.
In calibration mode, a falling edge on this output indicates that calibration is complete
(see the Digital Interface Description section for details).
21
22
DOUT
DIN
Serial Data Output. Serial data is read from the output shift register on the part. This
output shift register can contain information from any AD7739 register, depending on
the address bits of the communications register.
Serial Data Input (Schmitt Triggered). Serial data is written to the input shift register on
the part. Data from this input shift register is transferred to any AD7739 register,
depending on the address bits of the communications register.
23
24
DVDD
DGND
Digital Supply Voltage, 3 V or 5 V Nominal.
Ground Reference Point for Digital Circuitry.
Rev. A | Page 9 of 32
AD7739
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
25
24
22
20
18
16
14
12
10
8
CHOP = 1
24
23
CHOP = 1
22
EFFECTIVE (rms)
21
20
19
18
17
16
p-p
0
2
4
6
8
10
12
14
16
5
6
7
8
9
10
11
12
13
14
15
OUTPUT DATA RATE (kHz)
03742-0-008
FILTER WORD
03742-0-005
Figure 6. No Missing Codes Performance, Chopping Enabled
Figure 9. Typical Effective and Peak-to-Peak Resolution; AIN Voltage = 0 V,
AIN Range 1.25 V, Chopping Enabled, MCLK = 6.144 MHz
25
24
CHOP = 0
22
24
23
22
21
20
19
18
17
16
20
CHOP = 0
EFFECTIVE (rms)
18
p-p
16
14
12
10
8
0
2
4
6
8
10
12
14
16
5
6
7
8
9
10
11
12
13
14
15
OUTPUT DATA RATE (kHz)
03742-0-009
FILTER WORD
03742-0-006
Figure 7. No Missing Codes Performance, Chopping Disabled
Figure 10. Typical Effective and Peak-to-Peak Resolution; AIN Voltage = 0 V,
AIN Range 1.25 V, Chopping Disabled, MCLK = 6.144 MHz
0
120
CHOP = 1
–20
–40
110
100
90
THD = 110dB
–60
–80
–100
–120
–140
–160
–180
80
70
60
–1.5
–1.0
–0.5
0
0.5
1.0
1.5
0
200
400
600
800
1000
1200
1400
INPUT FREQUENCY (Hz)
AIN DIFFERENTIAL VOLTAGE (V)
03742-0-007
03742-0-010
Figure 8. Typical FFT Plot; Input Sine Wave 183 Hz,1.2 V Peak, AIN Range
1.25 V, Conversion Time 397 µs, Chopping Enabled, MCLK = 6.144 MHz
Figure 11. Typical Common-Mode Rejection vs. AIN Voltage; AIN Range
1.25 V, Conversion Time 397 µs, Chopping Enabled, MCLK = 6.144 MHz
Rev. A | Page 10 of 32
Data Sheet
AD7739
OUTPUT NOISE AND RESOLUTION SPECIFICATION
The AD7739 can be operated with chopping enabled or
disabled, allowing the ADC to be programmed to optimize
either the offset drift performance or the throughput rate and
channel switching time. Noise tables for these two primary
modes of operation are outlined below for a selection of output
rates and settling times.
Table 5 to Table 7 show the −3 dB frequencies and typical
performance versus the channel conversion time and equivalent
output data rate, respectively.
Table 5 shows the typical output rms noise. Table 6 shows the
typical effective resolution based on rms noise. Table 7 shows
the typical output peak-to-peak resolution, representing values
for which there is no code flicker within a 6-sigma limit. The
peak-to-peak resolutions are not calculated based on rms noise
but on peak-to-peak noise.
The AD7739 noise performance depends on the selected
chopping mode, the filter word (FW) value, and the selected
analog input range. The AD7739 noise does not vary
significantly with MCLK frequency.
These typical numbers are generated from 4096 data samples
acquired in continuous conversion mode with an analog input
voltage set to 0 V and MCLK = 6.144 MHz. The conversion
time is selected via the channel conversion time register.
CHOPPING ENABLED
The first mode, in which the AD7739 is configured with
chopping enabled (chop = 1), provides very low noise with
lower output rates.
Table 5. Typical Output RMS Noise in µV vs. Conversion Time and Input Range with Chopping Enabled
Conversion
Time
Register
−3 dB
Input Range/RMS Noise (µV)
Conversion
Time (µs)
Output Data Frequency
FW
127
46
17
10
9
Rate (Hz)
(Hz)
2.5 V, +2.5 V
1.8
2.7
4.8
9.3
1.25 V, +1.25 V, 0.625 V, +0.625 V
0xFF
0xAE
0x91
0x8A
0x89
0x82
2689
1001
397
251
230
84
372
999
2519
3982
4342
11838
200
500
1325
2209
2450
9500
1.1
1.7
2.7
4.7
6.3
460
10.8
600
2
Table 6. Typical Effective Resolution in Bits vs. Conversion Time and Input Range with Chopping Enabled
Conversion
Time
Register
−3 dB
Input Range/Effective Resolution (Bits)
Conversion
Time (µs)
Output Data Frequency
FW
127
46
17
10
9
Rate (Hz)
(Hz)
2.5 V
21.4
20.8
20.0
19.0
18.8
12.9
+2.5 V
20.4
19.8
19.0
18.0
17.8
11.9
1.25 V +1.25 V
0.625 V +0.625 V
0xFF
0xAE
0x91
0x8A
0x89
0x82
2689
1001
397
251
230
84
372
200
21.2
20.2
19.5
18.8
18.0
17.6
11.4
20.2
19.5
18.8
18.0
17.6
11.4
19.2
18.5
17.8
17.0
16.6
10.4
999
500
20.5
19.8
19.0
18.6
12.4
2519
3982
4342
11838
1325
2209
2450
9500
2
Table 7. Typical Peak-to-Peak Resolution in Bits vs. Conversion Time and Input Range with Chopping Enabled
Conversion
Time
Register
–3 dB
Input Range/Peak-to-Peak Resolution (Bits)
Conversion
Time (µs)
Output Data Frequency
FW
127
46
17
10
9
Rate (Hz)
(Hz)
2.5 V
18.6
17.9
17.1
16.2
16.0
10.7
+2.5 V
17.6
16.9
16.1
15.2
15.0
0.7
1.25 V +1.25 V
0.625 V +0.625 V
0xFF
0xAE
0x91
0x8A
0x89
0x82
2689
1001
397
251
230
84
372
200
18.3
17.3
16.6
15.9
15.2
14.8
8.7
17.3
16.6
15.9
15.2
14.8
8.7
16.3
15.6
14.9
14.2
13.8
7.7
999
500
17.6
16.9
16.2
15.8
9.7
2519
3982
4342
11838
1325
2209
2450
9500
2
Rev. A | Page 11 of 32
AD7739
Data Sheet
Table 10 shows the typical output peak-to-peak resolution,
CHOPPING DISABLED
representing values for which there is no code flicker within a
6-sigma limit. The peak-to-peak resolutions are not calculated
based on rms noise but on peak-to-peak noise.
The second mode, in which the AD7739 is configured with
chopping disabled (chop = 0), provides faster conversion time
while maintaining high resolution. Table 8 to Table 10 show the
−3 dB frequencies and typical performance versus the channel
conversion time and equivalent output data rate, respectively.
Table 8 shows the typical output rms noise. Table 9 shows the
typical effective resolution based on the rms noise.
These typical numbers are generated from 4096 data samples
acquired in continuous conversion mode with an analog input
voltage set to 0 V and MCLK = 6.144 MHz. The conversion
time is selected via the channel conversion time register.
Table 8. Typical Output RMS Noise in µV vs. Conversion Time and Input Range with Chopping Disabled
Conversion
Time
Register
−3 dB
Input Range/RMS Noise (µV)
Conversion
Time (µs)
Output Data Frequency
FW
127
92
35
16
12
11
3
Rate (Hz)
(Hz)
2.5 V, +2.5 V
2.4
3.0
4.5
6.9
9.6
11.4
200
1.25 V, +1.25 V, 0.625 V, +0.625 V
0x7F
0x5C
0x23
0x10
0x0C
0x0B
0x03
1358
993
399
201
160
149
66
737
1007
2504
4963
6257
6693
15133
675
950
1.5
1.8
2.7
4.1
5.3
6.9
90
2500
5400
7250
7900
29000
Table 9. Typical Effective Resolution in Bits vs. Conversion Time and Input Range with Chopping Disabled
Conversion
Time
Register
−3 dB
Input Range/Effective Resolution (Bits)
Conversion
Time (µs)
Output Data Frequency
FW
127
92
35
16
12
11
3
Rate (Hz)
(Hz)
2.5 V
21.0
20.7
20.1
19.4
18.9
18.8
14.6
+2.5 V
20.0
19.7
19.1
18.4
17.9
17.8
13.6
1.25 V +1.25 V
0.625 V +0.625 V
0x7F
0x5C
0x23
0x10
0x0C
0x0B
0x03
1358
993
399
201
160
149
66
737
675
20.6
19.6
19.4
18.8
18.2
17.8
17.5
13.7
19.6
19.4
18.8
18.2
17.8
17.5
13.7
18.6
18.4
17.8
17.2
16.8
16.5
12.7
1007
950
20.4
19.8
19.2
18.8
18.5
14.7
2504
2500
5400
7250
7900
29000
4963
6257
6693
15133
Table 10. Typical Peak-to-Peak Resolution in Bits vs. Conversion Time and Input Range with Chopping Disabled
Conversion
Time
Register
−3 dB
Input Range/Peak-to-Peak Resolution (Bits)
Conversion
Time (µs)
Output Data Frequency
FW
127
92
35
16
12
11
3
Rate (Hz)
(Hz)
2.5 V
18.2
17.8
17.2
16.6
16.1
16.0
11.7
+2.5 V
17.2
16.8
16.2
15.6
15.1
15.0
10.7
1.25 V +1.25 V
0.625 V +0.625 V
0x7F
0x5C
0x23
0x10
0x0C
0x0B
0x03
1358
993
399
201
160
149
66
737
675
17.8
16.8
16.6
16.0
15.4
15.0
14.7
11.0
16.8
16.6
16.0
15.4
15.0
14.7
11.0
15.8
15.6
15.0
14.4
14.0
13.7
10.0
1007
950
17.6
17.0
16.4
16.0
15.7
12.0
2504
2500
5400
7250
7900
29000
4963
6257
6693
15133
Rev. A | Page 12 of 32
Data Sheet
AD7739
REGISTER DESCRIPTIONS
Table 11. Register Summary
Addr
Dir
Bit 7
Bit 6
Bit 5
Bit 4
Default Value
6-bit register address
Bit 3
Bit 2
Bit 1
Bit 0
Register
(hex)
Communications
0
R/W
0x00
W
I/O Port
P0
P1
P0 DIR
1
P1 DIR
1
RDYFN
0
REDPWR
0
0
0
Sync
0
0x01
0x02
0x03
0x04
0x05
0x06
0x07
R/W
R
P0 pin
P1 pin
Revision
Chip revision code
Chip generic code
x
x
x
x
1
0
0
1
Test
24-bit manufacturing test register
R/W
R
ADC Status
RDY7
0
RDY6
0
RDY5
0
RDY4
0
RDY3
0
RDY2
0
RDY1
0
RDY0
0
Checksum
16-bit checksum register
R/W
R/W
R/W
R
ADC Zero-Scale Calibration
ADC Full-Scale Calibration
Channel Data1
24-bit ADC zero-scale calibration register
0x80 0000
24-bit ADC full-scale register
0x80 0000
16-/24-bit data registers
0x8000
0x08 to
0x0F
Channel Zero-Scale
Calibration1
24-bit channel zero-scale calibration registers
0x80 0000
0x10 to
0x17
R/W
R/W
R
Channel Full-Scale
Calibration1
24-bit channel full-scale calibration registers
0x20 0000
0x18 to
0x1F
Channel Status1
Channel Setup1
Channel Conversion Time1
Mode2
CH2
CH1
CH0
0/P0
RDY/P1
NOREF
Sign
0
OVR
0
0x20 to
0x27
Channel number
0
Stat OPT
0
0
Enable
0
0
RNG2
0
BUFOFF
COM1
0
COM0
0
RNG1
0
RNG0
0
0x28 to
0x2F
R/W
R/W
R/W
0
Chop
1
FW (7-bit filter word)
0x11
0x30 to
0x37
MD2
0
MD1
0
MD0
0
CLKDIS
0
Dump
0
Cont RD 24/16 bit
Clamp
0
0x38 to
0x3F
0
0
1 The three LSBs of the register address, that is, Bit 2, Bit 1, and Bit 0 in the communications register, specify the channel number of the register being accessed.
2 The AD7739 has only one mode register, although the mode register can be accessed in one of eight address locations. The address used to write the mode register
specifies the ADC channel on which the mode is applied. Only Address 0x38 must be used for reading from the mode register.
Table 13. Input Range Summary
Table 12. Operational Mode Summary
RNG2
RNG1
RNG0
Nominal Input Voltage Range
MD2 MD1 MD0 Mode
1
1
0
0
0
0
0
0
0
0
1
1
0
1
0
1
0
1
2.5 V
+2.5 V
1.25 V
+1.25 V
0.625 V
+0.625 V
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Idle
Continuous conversion
Single conversion
Power-down (standby)
ADC zero-scale self-calibration
ADC full-scale self-calibration (for 2.5 V)
Channel zero-scale system calibration
Channel full-scale system calibration
Rev. A | Page 13 of 32
AD7739
Data Sheet
the subsequent operation is a read or write and to which register
this operation is directed. The digital interface defaults to expect
a write operation to the communications register after power-
on, after reset, or after the subsequent read or write operation to
the selected register is complete. If the interface sequence is lost,
the part can be reset by writing at least 32 serial clock cycles
REGISTER ACCESS
The AD7739 is configurable through a series of registers. Some
of them configure and control general AD7739 features, while
others are specific to each channel. The register data widths
vary from 8 bits to 24 bits. All registers are accessed through the
communications register, that is, any communication to the
AD7739 must start with a write to the communications register
specifying which register is subsequently read or written.
CS
with DIN high and
low. (Note that all of the parts, including
the modulator, filter, interface, and all registers are reset in this
case.) Remember to keep DIN low while reading 32 bits or more
either in continuous read mode or with the dump bit and 24/16
bit in the mode register set.
COMMUNICATIONS REGISTER
8 Bits, Write-Only Register, Address 0x00
All communications to the part must start with a write operation to
the communications register (see Table 14 and Table 15). The
data written to the communications register determines whether
Table 14. Communications Register Bits
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mnemonic
0
R/W
6-bit register address
Table 15. Communications Register Bit Descriptions
Bit
Mnemonic
Description
7
0
This bit must be 0 for proper operation.
6
R/W
A 0 in this bit indicates that the next operation is a write to a specified register.
A 1 in this bit indicates that the next operation is a read from a specified register.
5 to 0 Address
These bits specify to which register the read or write operation is directed. For channel specific registers, the
three LSBs, that is, Bit 2, Bit 1, and Bit 0, specify the channel number. When the subsequent operation writes
to the mode register, the three LSBs specify the channel selected for the operation determined by the mode
register value. The analog inputs configuration depends on the COM1 and COM0 bits in the channel setup
register.
Bit 2
Bit 1
Bit 0
Channel
Single Input
Differential Input
AIN0 to AIN1
AIN2 to AIN3
AIN4 to AIN5
AIN6 to AIN7
AIN0 to AIN1
AIN2 to AIN3
AIN4 to AIN5
AIN6 to AIN7
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
2
3
4
5
6
7
AIN0 to AINCOM
AIN1 to AINCOM
AIN2 to AINCOM
AIN3 to AINCOM
AIN4 to AINCOM
AIN5 to AINCOM
AIN6 to AINCOM
AIN7 to AINCOM
Rev. A | Page 14 of 32
Data Sheet
AD7739
I/O PORT REGISTER
ADC STATUS REGISTER
8 Bits, Read/Write Register, Address 0x01,
8 Bits, Read-Only Register, Address 0x04, Default Value 0x00
Default Value 0x30 + Digital Input Value × 0x40
In conversion modes, the register bits reflect the individual
channel status. When a conversion is complete, the corresponding
channel data register is updated and the corresponding RDY bit
is set to 1. When the channel data register is read, the corre-
sponding bit is reset to 0. The bit is reset to 0 also when no read
operation has taken place and the result of the next conversion
is being updated to the channel data register. Writing to the
mode register resets all the bits to 0.
The bits in this register are used to configure and access the
digital I/O port on the AD7739 (see Table 16 and Table 17).
REVISION REGISTER
8 Bits, Read-Only Register, Address 0x02,
Default Value 0x09 + Chip Revision × 0x10
This register contains the 4-bit revision code and the 4-bit
generic code for the ADC (see Table 18 and Table 19). This
register can be used to correctly identify the ADC, or as a check
to ensure that serial communication is working correctly.
In calibration modes, all the register bits are reset to 0 while a
calibration is in progress; all the register bits are set to 1 when
the calibration is complete.
TEST REGISTER
24 Bits, Read/Write Register, Address 0x03
The
pin output is related to the content of the ADC status
RDY
register as defined by the RDYFN bit in the I/O port register.
The RDY0 bit corresponds to Channel 0, the RDY1 bit
corresponds to Channel 1, and so on (see Table 20).
This register is used for testing the part in the manufacturing
process. The user must not change the default configuration of
this register.
Table 16. I/O Port Register Bits
Bit
Bit 7
P0
Bit 6
P1
Bit 5
P0 DIR
1
Bit 4
P1 DIR
1
Bit 3
RDYFN
0
Bit 2
REDPWR
0
Bit 1
0
0
Bit 0
Sync
0
Mnemonic
Default
P0 pin
P1 pin
Table 17. I/O Port Register Bit Descriptions
Bit
Mnemonic
Description
7, 6
P0, P1
When the P0 and P1 pins are configured as outputs, the P0 and P1 bits determine the output level of the pin.
When the P0 and P1 pins are configured as inputs, the P0 and P1 bits reflect the current input level on the pins.
5, 4
3
P0 DIR, P1 DIR
RDYFN
These bits determine whether the P0 and P1 pins are configured as inputs or outputs. When set to 1, the
corresponding pin is an input; when reset to 0, the corresponding pin is an output.
This bit is used to control the function of the RDY pin on the AD7739. When this bit is reset to 0, the RDY pin
goes low when any channel has unread data. When this bit is set to 1, the RDY pin goes low only if all enabled
channels have unread data.
2
REDPWR
Reduced power. If this bit is set to 1, the AD7739 works in the reduced power mode. The maximum MCLK
frequency is limited to 4 MHz in the reduced power mode.
1
0
0
This bit must be 0 for proper operation.
Sync
This bit enables the SYNC pin function. By default, this bit is 0 and SYNC/P1 can be used as a digital I/O pin.
When the sync bit is set to 1, the SYNC pin can be used to synchronize the AD7739 modulator and digital filter
with other devices in the system.
Table 18. Revision Register Bits
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mnemonic
Default
Chip revision code
X
Chip generic code
0
X
X
X
1
0
1
Table 19. Revision Register Bit Descriptions
Bit
Mnemonic
Description
7 to 4 Chip revision code
3 to 0 Chip generic code
4-bit factory chip revision code
On the AD7739, these bits read back as 0x09.
Table 20. ADC Status Register Bits
Bit
Mnemonic
Default
Bit 7
RDY7
0
Bit 6
RDY6
0
Bit 5
RDY5
0
Bit 4
RDY4
0
Bit 3
RDY3
0
Bit 2
RDY2
0
Bit 1
RDY1
0
Bit 0
RDY0
0
Rev. A | Page 15 of 32
AD7739
Data Sheet
CHECKSUM REGISTER
CHANNEL ZERO-SCALE CALIBRATION REGISTERS
16 Bits, Read/Write Register, Address 0x05
24 Bits, Read/Write Registers, Address 0x10 to
Address 0x17, Default Value 0x80 0000
This register is described in the AN-626 Application Note,
Using the AD7732/AD7734/ AD7738/AD7739 Checksum
Register.
These registers hold the particular channel zero-scale
calibration coefficients. The value in these registers is used in
conjunction with the value in the corresponding channel full-
scale calibration register, the ADC zero-scale calibration
register, and the ADC full-scale calibration register to digitally
scale the particular channel conversion results. The value in this
register is updated automatically following the execution of a
channel zero-scale system calibration.
ADC ZERO-SCALE CALIBRATION REGISTER
24 Bits, Read/Write Register, Address 0x06,
Default Value 0x80 0000
This register holds the ADC zero-scale calibration coefficient. The
value in this register is used in conjunction with the value in the
ADC full-scale calibration register and the corresponding channel
zero-scale and channel full-scale calibration registers to scale
digitally the conversion results of all channels. The value in this
register is updated automatically following the execution of an
ADC zero-scale self-calibration. Writing this register is possible
in the idle mode only (see the Calibration section for details).
The format of the channel zero-scale calibration register is a
sign bit and a 22-bit unsigned value. Writing this register is
possible in the idle mode only (see the Calibration section
for details).
CHANNEL FULL-SCALE CALIBRATION REGISTERS
24 Bits, Read/Write Registers, Address 0x18 to
Address 0x1F, Default Value 0x20 0000
ADC FULL-SCALE CALIBRATION REGISTER
24 Bits, Read/Write Register, Address 0x07,
Default Value 0x80 0000
These registers hold the particular channel full-scale calibration
coefficients. The value in these registers is used in conjunction
with the value in the corresponding channel zero-scale
calibration register, the ADC zero-scale calibration register, and
the ADC full-scale calibration register to digitally scale the
particular channel conversion results. The value in this register
is updated automatically following the execution of a channel
full-scale system calibration. Writing this register is possible in
the idle mode only (see the Calibration section for details).
This register holds the ADC full-scale calibration coefficient.
The value in this register is used in conjunction with the value in
the ADC zero-scale and the corresponding channel zero-scale
and channel full-scale calibration registers to scale digitally the
conversion results of all channels. The value in this register is
updated automatically following the execution of an ADC full-
scale self-calibration. Writing this register is possible in the idle
mode only. Use the ADC full-scale self-calibration only on
+2.5 V and 2.5 V input voltage ranges (see the Calibration
section for details).
CHANNEL DATA REGISTERS
16-Bit/24-Bit, Read-Only Registers, Address 0x08 to
Address 0x0F, Default Width 16 Bits, Default Value 0x8000
These registers contain the most up-to-date conversion results
corresponding to each analog input channel. The 16-bit or
24-bit data width can be configured by setting the 24/16 bit in
the mode register. The relevant RDY bit in the channel status
register goes high when the result is updated. The RDY bit
returns low once the data register reading begins. The
pin
RDY
can be configured to indicate when any channel has unread data
or to wait until all enabled channels have unread data. If any
channel data register read operation is in progress when a new
result is updated, no update of the data register occurs. This
avoids having corrupted data. Reading the status registers can
be associated with reading the data registers in the dump mode.
Reading the status registers is always associated with reading
the data registers in the continuous read mode (see the Digital
Interface Description section for details).
Rev. A | Page 16 of 32
Data Sheet
AD7739
reading the data registers in the dump mode. Reading the status
registers is always associated with reading the data registers in the
continuous read mode (see the Digital Interface Description
section for details).
CHANNEL STATUS REGISTERS
8 Bits, Read-Only Registers, Address 0x20 to
Address 0x27, Default Value 0x20 × Channel Number
These registers contain individual channel status information and
some general AD7739 status information (see Table 21 and
Table 22). Reading the status registers can be associated with
Table 21. Channel Status Registers Bits
Bit
Bit 7
CH2
Bit 6
CH1
Bit 5
CH0
Bit 4
0/P0
0
Bit 3
RDY/P1
0
Bit 2
NOREF
0
Bit 1
Sign
0
Bit 0
OVR
0
Mnemonic
Default
Channel number
Table 22. Channel Status Registers Bit Descriptions
Bit Mnemonic Description
7 to 5 CH2 to CH0
These bits reflect the channel number. This can be used for current channel identification and easier operation
of the dump mode and continuous read mode.
4
3
2
0/P0
When the status option bit of the corresponding channel setup register is reset to 0, this bit is read as a 0.
When the status option bit is set to 1, this bit reflects the state of the P0 pin, whether it is configured as an
input or an output.
RDY/P1
NOREF
When the status option bit of the corresponding channel setup register is reset to 0, this bit reflects the
selected channel RDY bit in the ADC status register. When the status option bit is set to 1, this bit reflects the
state of the P1 pin, whether it is configured as an input or an output.
This bit indicates the reference input status. If the voltage between the REFIN(+) and REFIN(−) pins is less than
NOREF, the trigger voltage, and a conversion is executed, then the NOREF bit goes to 1.
1
0
Sign
OVR
This bit reflects the voltage polarity at the analog input. It is 0 for a positive voltage and 1 for a negative voltage.
This bit reflects either the overrange or the underrange on the analog input. The bit is set to 1 when the
analog input voltage goes over or under the nominal voltage range (see the Extended Voltage Range of the
Analog Input section).
Rev. A | Page 17 of 32
AD7739
Data Sheet
CHANNEL SETUP REGISTERS
8 Bits, Read/Write Registers, Address 0x28 to
Address 0x2F, Default Value 0x00
These registers are used to configure the selected channel, to
configure its input voltage range, and to set up the corresponding
channel status register (see Table 23 and Table 24).
Table 23. Channel Setup Registers Bits
Bit
Bit 7
BUFOFF
0
Bit 6
COM1
0
Bit 5
COM0
0
Bit 4
Stat OPT
0
Bit 3
Enable
0
Bit 2
RNG2
0
Bit 1
RNG1
0
Bit 0
RNG0
0
Mnemonic
Default
Table 24. Channel Setup Registers Bit Descriptions
Bit
Mnemonic
Description
7
BUFOFF
Buffer off. If reset to 0, then the internal buffer is enabled. Operation only with the internal buffer enabled is
recommended.
6 to 5 COM1, COM0
Analog inputs configuration.
COM1
COM0
0
COM1
COM0
1
Channel
0
1
0
1
2
3
4
5
6
7
AIN0 to AINCOM
AIN1 to AINCOM
AIN2 to AINCOM
AIN3 to AINCOM
AIN4 to AINCOM
AIN5 to AINCOM
AIN6 to AINCOM
AIN7 to AINCOM
AIN0 to AIN1
AIN2 to AIN3
AIN4 to AIN5
AIN6 to AIN7
AIN0 to AIN1
AIN2 to AIN3
AIN4 to AIN5
AIN6 to AIN7
4
3
Stat OPT
Enable
Status option. When this bit is set to 1, the P0 and P1 bits in the channel status register reflect the state of the
P0 and P1 pins. When this bit is reset to 0, the RDY bit in the channel status register reflect the channel
corresponding to the RDY bit in the ADC status register.
Channel enable. Set this bit to 1 to enable the channel in the continuous conversion mode. A single
conversion takes place regardless of the value of this bit.
2 to 0 RNG2 to RNG0
This is the channel input voltage range.
RNG2
RNG1
RNG0
Nominal Input Voltage Range
1
1
0
0
0
0
0
0
0
0
1
1
0
1
0
1
0
1
2.5 V
+2.5 V
1.25 V
+1.25 V
0.625 V
+0.625 V
Rev. A | Page 18 of 32
Data Sheet
AD7739
mode register clears the ADC status register, sets the
pin
RDY
CHANNEL CONVERSION TIME REGISTERS
to a logic high level, exits all current operations, and starts the
mode specified by the mode bits.
8 Bits, Read/Write Registers, Address 0x30 to
Address 0x37, Default Value 0x91
The AD7739 contains only one mode register. The two LSBs of
the address are used for writing to the mode register to specify
the channel selected for the operation determined by the MD2
to MD0 bits. Only the address 0x38 must be used for reading
from the mode register.
The conversion time registers enable or disable chopping and
configure the digital filter for a particular channel (see Table 25
and Table 26). This register value affects the conversion time,
frequency response, and noise performance of the ADC.
MODE REGISTER
8 Bits, Read/Write Register, Address 0x38 to
Address 0x3F, Default Value 0x00
The mode register configures the part and determines its operating
mode (see Table 27, Table 28, and Table 29). Writing to the
Table 25. Channel Conversion Time Registers Bits
Bit
Bit 7
Chop
1
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mnemonic
Default
FW (7-bit filter word)
0x11
Table 26. Channel Conversion Time Registers Bit Descriptions
Bit
Mnemonic
Description
7
Chop
Chopping enable bit. Set to 1 to apply chopping mode for a particular channel.
6 to 0
FW
Chop = 1, single conversion or continuous conversion with one channel enabled.
Conversion Time (µs) = (FW × 128 + 262)/MCLK Frequency (MHz), the FW range is 2 to 127.
Chop = 1, continuous conversion with two or more channels enabled.
Conversion Time (µs) = (FW × 128 + 263)/MCLK Frequency (MHz), the FW range is 2 to 127.
Chop = 0, single conversion or continuous conversion with one channel enabled.
Conversion Time (µs) = (FW × 64 + 213)/MCLK Frequency (MHz), the FW range is 3 to 127.
Chop = 0, continuous conversion with two or more channels enabled.
Conversion Time (µs) = (FW × 64 + 214)/MCLK Frequency (MHz), the FW range is 3 to 127.
Table 27. Mode Register Bits
Bit
Bit 7
MD2
0
Bit 6
MD1
0
Bit 5
MD0
0
Bit 4
CLKDIS
0
Bit 3
Dump
0
Bit 2
Cont RD
0
Bit 1
24/16 BIT
0
Bit 0
Clamp
0
Mnemonic
Default
Table 28. Mode Register Bit Descriptions
Bit
Mnemonic
Description
7 to 5
MD2 to MD0
Mode bits. These three bits determine the AD7739 operation mode. Writing a new value to the mode bits exit
the part from the mode in which it has been operating and place it in the newly requested mode immediately.
The function of the mode bits follows.
Address Used for Mode Register Write
Specifies
MD2 MD1 MD0 Mode
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Idle
Continuous conversion
Single conversion
Power-down (standby)
ADC zero-scale self-calibration
ADC full-scale self-calibration (for 2.5 V)
First channel to start converting
Channel to convert
Conversion time for calibration
Conversion time for calibration
Channel zero-scale system calibration Channel to calibrate
Channel full-scale system calibration Channel to calibrate
Rev. A | Page 19 of 32
AD7739
Data Sheet
Bit
Mnemonic
Description
4
CLKDIS
Master clock output disable. When this bit is set to 1, the master clock is disabled from appearing at the
MCLKOUT pin and the MCLKOUT pin is in a high impedance state. This allows turning off the MCLKOUT as a
power saving feature. When using an external clock on MCLKIN, the AD7739 continues to have internal clocks
and converts normally regardless of the CLKDIS bit state. When using a crystal oscillator or ceramic resonator
across the MCLKIN and MCLKOUT pins, the AD7739 clock is stopped and no conversions can take place when the
CLKDIS bit is active. The AD7739 digital interface can still be accessed using the SCLK pin.
3
Dump
Dump mode. When this bit is reset to 0, the channel status register and channel data register are addressed and
read separately. When the dump bit is set to 1, the channel status register is followed immediately by a read of
the channel data register regardless of whether the status or data register has been addressed through the
communications register. The continuous read mode is always dump mode reading the channel status and
channel data registers, regardless of the dump bit value (see the Digital Interface Description section for details).
2
1
0
Cont RD
24/16 bit
Clamp
When this bit is set to 1, the AD7739 operates in the continuous read mode (see the Digital Interface Description
section for details).
Channel data register data width selection bit. When set to 1, the channel data registers are 24 bits wide. When
set to 0, the channel data registers is 16 bits wide.
This bit determines the value of the channel data register when the analog input voltage is outside the nominal
input voltage range. When the clamp bit is set to 1, the channel data register is digitally clamped to either all 0s
or all 1s when the analog input voltage goes outside the nominal input voltage range. When the clamp bit is
reset to 0, the data registers reflect the analog input voltage even outside the nominal voltage range (see the
Extended Voltage Range of the Analog Input section).
Table 29. Mode Settings
MD2 MD1 MD0 Operating Mode Description
0
0
0
Idle
The default mode after power-on or reset. The AD7739 automatically returns to this mode after any
calibration or after a single conversion.
0
0
1
Continuous
conversion
The AD7739 performs a conversion on the specified channel. After the conversion is complete, the
relevant channel data register and channel status register are updated, the relevant RDY bit in the
ADC status register is set, and the AD7739 continues converting on the next enabled channel. The
part cycles through all enabled channels until it is put into another mode or reset. The cycle period is
the sum of all enabled channels’conversion times, set by the corresponding channel conversion time
registers.
0
1
0
Single
conversion
The AD7739 performs a conversion on the specified channel. After the conversion is complete, the
relevant channel data register and channel status register are updated, the relevant RDY bit in the
ADC status register is set, the RDY pin goes low, the MD2 to MD0 bits are reset, and the AD7739
returns to idle mode. Requesting a single conversion ignores the channel setup register enable bits; a
conversion is performed even if that channel is disabled.
0
1
1
0
1
0
Power-down
(standby)
The ADC and the analog front end (internal buffer) go into the power-down mode. The AD7739
digital interface can still be accessed. The CLKDIS bit works separately, and the MCLKOUT mode is not
affected by the power-down (standby) mode.
ADC zero-scale
self-calibration
A zero-scale self-calibration is performed on internally shorted ADC inputs. After the calibration is
complete, the contents of the ADC zero-scale calibration register are updated, all RDY bits in the ADC
status register are set, the RDY pin goes low, the MD2 to MD0 bits are reset, and the AD7739 returns
to idle mode.
1
1
0
1
1
0
ADC full-scale
self-calibration
A full-scale self-calibration is performed on an internally generated full-scale signal. After the
calibration is complete, the contents of the ADC full-scale calibration register are updated, all RDY bits
in the ADC status register are set, the RDY pin goes low, the MD2 to MD0 bits are reset, and the
AD7739 returns to idle mode.
Channel zero-
scale system
calibration
A zero-scale system calibration is performed on the selected channel. An external system zero-scale
voltage must be provided at the AD7739 analog input and this voltage must remain stable for the
duration of the calibration. After the calibration is complete, the contents of the corresponding
channel zero-scale calibration register are updated, all RDY bits in the ADC status register are set,
the RDY pin goes low, the MD2 to MD0 bits are reset, and the AD7739 returns to idle mode.
1
1
1
Channel full-
scale system
calibration
A full-scale system calibration is performed on the selected channel. An external system full-scale
voltage must be provided at the AD7739 analog input and this voltage must remain stable for the
duration of the calibration. After the calibration is complete, the contents of the corresponding
channel full-scale calibration register are updated, all RDY bits in the ADC status register are set,
the RDY pin goes low, the MD2 to MD0 bits are reset, and the AD7739 returns to idle mode.
Rev. A | Page 20 of 32
Data Sheet
AD7739
DIGITAL INTERFACE DESCRIPTION
HARDWARE
DV
DV
DD
DD
AD7739
68HC11
The AD7739 serial interface can be connected to the host
device via the serial interface in several different ways.
SS
RESET
SCLK
DOUT
DIN
SCK
MISO
MOSI
The
pin can be used to select the AD7739 as one of several
CS
circuits connected to the host serial interface. When
is high,
CS
the AD7739 ignores the SCLK and DIN signals and the DOUT
pin goes to the high impedance state. When the signal is not
INT
RDY
CS
CS
used, connect the
pin to DGND.
CS
The
pin can be polled for high-to-low transition or can
RDY
drive the host device interrupt input to indicate that the
AD7739 has finished the selected operation and/or new data
from the AD7739 is available. The host system can also wait a
designated time after a given command is written to the device
before reading. Alternatively, the AD7739 status can be polled.
DGND
03742-0-013
Figure 12. AD7739 to Host Device Interface, SPI
DV
DD
AD7739
ADSP-2105
When the
pin is not used in the system, leave it as an open
RESET
SCLK
DOUT
DIN
RDY
circuit. (Note that the
SCLK
DR
pin is always an active digital
RDY
output, that is, it never goes into a high impedance state.)
The pin can be used to reset the AD7739. When not
DT
RESET
used, connect this pin to DVDD.
INT
RDY
TFS
CS
The AD7739 interface can be reduced to just two wires connecting
the DIN and DOUT pins to a single bidirectional data line. The
second signal in this 2-wire configuration is the SCLK signal.
The host system must change the data line direction with
reference to the AD7739 timing specification (see the Bus
Relinquish Time in Table 2). The AD7739 cannot operate in the
continuous read mode in 2-wire serial interface configuration.
RFS
03742-0-001
Figure 13. AD7739 to Host Device Interface, DSP
DV
DD
AD7739
8xC51
RESET
SCLK
DOUT
DIN
All the digital interface inputs are Schmitt triggered; therefore,
the AD7739 interface features higher noise immunity and can
be easily isolated from the host system via optocouplers. Figure 12,
Figure 13, and Figure 14 outline some of the possible host device
P3.1/TxD
P3.0/RxD
CS
interfaces: SPI without using the
signal (Figure 12), a DSP
interface (Figure 13), and a 2-wire configuration (Figure 14).
CS
03742-0-015
DGND
Figure 14. AD7739 to Host Device Interface, 2-Wire Configuration
CS
SCLK
DIN
DOUT
WRITE
COMMUNICATIONS ADC STATUS
REGISTER REGISTER
READ
03742-0-016
Figure 15. Serial Interface Signals—Registers Access
Rev. A | Page 21 of 32
AD7739
Data Sheet
RESET
SINGLE CONVERSION AND READING DATA
The AD7739 can be reset by the
pin or by writing a reset
When the mode register is being written, the ADC status byte
is cleared and the pin goes high, regardless of its previous
state. When the single conversion command is written to the
mode register, the ADC starts the conversion on the channel
selected by the address of the mode register. After the conversion
is completed, the data register is updated, the mode register is
RESET
RDY
sequence to the AD7739 serial interface. The reset sequence is
N × 0 + 32 × 1, which can be the data sequence 0x00 + 0xFF +
0xFF + 0xFF + 0xFF in a byte-oriented interface.
The AD7739 also features a power-on reset with a trip point
of 2 V and goes to the defined default state after power-on.
changed to idle mode, the relevant RDY bit is set, and the
RDY
pin returns high
It is the responsibility of the system designer to prevent an
unwanted write operation to the AD7739. The unwanted write
operation can happen when a spurious clock appears on the
pin goes low. The RDY bit is reset and the
RDY
when the relevant channel data register is being read.
Figure 16 shows the digital interface signals executing a single
SCLK while the
pin is low. Note that if the AD7739 interface
CS
conversion on Channel 0, waiting for the
pin to go low,
RDY
signals are floating or undefined at system power-on, the part
can be inadvertently configured into an unknown state. This
can be easily overcome by initiating either a hardware reset
event or a 32 ones reset sequence as the first step in the system
configuration.
and reading the Channel 0 data register.
DUMP MODE
When the dump bit in the mode register is set to 1, the channel
status register is read immediately by a read of the channel data
register, regardless of whether the status or the data register is
addressed through the communications register. The DIN pin
must not be high while reading 24-bit data in dump mode;
otherwise, the AD7739 is reset.
ACCESS THE AD7739 REGISTERS
All communications to the part start with a write operation to
the communications register followed by either reading or writing
the addressed register. In a simultaneous read-write interface
(such as SPI), write 0 to the AD7739 while reading data.
Figure 17 shows the digital interface signals executing a single
conversion on Channel 0, waiting for the
and reading the Channel 0 status register and data register in
the dump mode.
pin to go low,
RDY
Figure 15 shows the AD7739 interface read sequence for the
ADC status register.
CS
SCLK
DIN
DOUT
RDY
0x40
0x48
(0x00)
DATA
(0x00)
DATA
0x38
WRITE
COMMUNICATIONS
REGISTER
WRITE
MODE
REGISTER
CONVERSION TIME
WRITE
COMMUNICATIONS
REGISTER
READ DATA REGISTER
03742-0-017
Figure 16. Serial Interface Signals—Single Conversion Command and 16-Bit Data Reading
CS
SCLK
DIN
0x38
0x48
0x48
(0x00)
(0x00)
DATA
(0x00)
DATA
DOUT
RDY
STATUS
WRITE
COMMUNICATIONS
REGISTER
WRITE
MODE
REGISTER
CONVERSION TIME
WRITE
COMMUNICATIONS
REGISTER
READ
CHANNEL
STATUS
READ DATA
REGISTER
03742-0-018
Figure 17. Serial Interface Signals—Single Conversion Command, 16-Bit Data Reading, Dump Mode
Rev. A | Page 22 of 32
Data Sheet
AD7739
If an ADC conversion result is not read before a new ADC
conversion is completed, the new result overwrites the previous
one. The relevant RDY bit goes low and the pin goes high
for at least 163 MCLK cycles (~26.5 µs), indicating when the data
register is updated, and the previous conversion data is lost.
CONTINUOUS CONVERSION MODE
When the mode register is being written, the ADC status byte is
RDY
RDY
cleared and the
pin goes high, regardless of its previous
state. When the continuous conversion command is written to
the mode register, the ADC starts conversion on the channel
selected by the address of the mode register.
If the data register is being read as an ADC conversion completes,
the data register is not updated with the new result (to avoid
data corruption) and the new conversion data is lost.
After the conversion is complete, the relevant channel data
register and channel status register are updated, the relevant
RDY bit in the ADC status register is set, and the AD7739
continues converting on the next enabled channel. The part
cycles through all enabled channels until put into another mode
or reset. The cycle period is the sum of all conversion times of
enabled channels, set by the corresponding channel conversion
time registers.
Figure 18 shows the sequence of the digital interface signal for
the continuous conversion mode with Channels 0 and 1 enabled
and the RDYFN bit set to 0. The
pin goes low and the data
RDY
register is read after each conversion. Figure 19 shows a similar
sequence but with the RDYFN bit set to 1. The pin goes
RDY
low and all data registers are read after all conversions are
completed. Figure 20 shows the
pin when no data is read
RDY
The RDY bit is reset when the relevant channel data register is
being read. The behavior of the
pin depends on the
from the AD7739.
RDY
RDYFN bit in the I/O port register. When the RDYFN bit is 0,
the pin goes low when any channel has unread data. When
RDY
the RDYFN bit is set to 1, the
pin goes low only if all
RDY
enabled channels have unread data.
START
CONTINUOUS
CONVERSION
READ
DATA
CH0
READ
DATA
CH1
READ
DATA
CH0
READ
DATA
CH1
SERIAL
INTERFACE
RDY
CH0 CONVERSION
CH1 CONVERSION
CH0 CONVERSION
CH1 CONVERSION
CH0 CONVERSION
03742-0-019
Figure 18. Continuous Conversion, CH0 and CH1, RDYFN = 0
START
CONTINUOUS
CONVERSION
READ READ
DATA DATA
READ READ
DATA DATA
CH0
CH1
CH0
CH1
SERIAL
INTERFACE
RDY
CH0 CONVERSION
CH1 CONVERSION
CH0 CONVERSION
CH1 CONVERSION
CH0 CONVERSION
03742-0-020
Figure 19. Continuous Conversion, CH0 and CH1, RDYFN = 1
START
CONTINUOUS
CONVERSION
SERIAL
INTERFACE
RDY
CH0 CONVERSION
CH1 CONVERSION
CH0 CONVERSION
CH1 CONVERSION
CH0 CONVERSION
03742-0-021
Figure 20. Continuous Conversion, CH0 and CH1, No Data Read
Rev. A | Page 23 of 32
AD7739
Data Sheet
Note that the last completed conversion result is being read.
CONTINUOUS READ (CONTINUOUS CONVERSION)
MODE
Therefore, the RDYFN bit in the I/O port register must be 0,
and reading the result must always start before the next
conversion is completed.
When the Cont RD bit in the mode register is set, the first write
of 0x48 to the communications register starts the continuous
read mode. As shown in Figure 21, subsequent accesses to the
part sequentially read the channel status and data registers of
the last completed conversion without any further configuration
of the communications register being required.
The AD7739 stays in continuous read mode as long as the DIN
pin is low while the
pin is low; therefore, write 0 to the AD7739
CS
while reading in continuous read mode. To exit continuous read
mode, take the DIN pin high for at least 100 ns after a read is
complete. (Write 0x80 to the AD7739 to exit continuous reading.)
Note that the continuous conversion bit in the mode register
must be set when entering the continuous read mode.
Taking the DIN pin high does not change the Cont RD bit in
the mode register. Therefore, the next write of 0x48 starts the
continuous read mode again. To completely stop the continuous
read mode, write to the mode register to clear the Cont RD bit.
Note that the continuous read mode is a dump mode reading of
the channel status and data registers regardless of the dump bit
value. Use the channel bits in the channel status register to
check/recognize which channel data is actually being
shifted out.
CS
SCLK
DIN
DOUT
RDY
0x38
0x48
0x48
(0x00)
(0x00)
DATA
(0x00)
DATA
(0x00)
(0x00)
DATA
(0x00)
DATA
STATUS
STATUS
WRITE
COMM.
WRITE
MODE
WRITE
COMM.
CONVERSION
ON CH0
READ
CH0
READ
CH0
CONVERSION
ON CH1
READ
CH1
READ
CH1
REGISTER REGISTER REGISTER
COMPLETE
STATUS
DATA
COMPLETE
STATUS
DATA
03742-0-022
Figure 21. Continuous Conversion, CH0 and CH1, Continuous Read
Rev. A | Page 24 of 32
Data Sheet
AD7739
CIRCUIT DESCRIPTION
The AD7739 is a high precision analog-to-digital converter that
is intended for the measurement of wide dynamic range, low
frequency signals in industrial process control, instrumentation,
and PLC systems.
to a dc current leading to a dc voltage drop across the external
input resistance. To avoid additional gain errors, offset errors,
and channel-to-channel crosstalk due to this effect, use low
resistor values in the low-pass RC filter for the AD7739. The
recommended low-pass RC filter for the analog inputs is 100 Ω
and 100 nF.
It contains a multiplexer, an input buffer, a Σ-Δ (or charge
balancing) ADC, a digital filter, a clock oscillator, a digital
I/O port, and a serial communications interface.
The average (dc) current, charging the capacitance on the
multiplexer output, is related to the equation:
ANALOG INPUTS
I ≈ CMUX × VMUX × fS
The AD7739 has nine analog input pins connected to the ADC
through the internal multiplexer. The analog front end can be
configured as eight single-ended inputs or four differential
inputs or any combination of these (via the channel setup
registers).
where:
C
MUX is the capacitance on the multiplexer output,
approximately 10 pF.
MUX is the voltage difference on the multiplexer output
V
between two subsequent conversions, which can be up to 5 V.
fS is the channel sampling frequency, which relates to the sum of
conversion times on all subsequently sampled channels.
The AD7739 contains a wide bandwidth, fast settling time
differential input buffer capable of driving the dynamic load of
a high speed Σ-Δ modulator. With the internal buffer enabled,
the analog inputs feature high input impedance.
SIGMA-DELTA ADC
If chopping is enabled or when switching between channels,
there is a dynamic current on analog inputs charging the
internal capacitance of the multiplexer and input buffer. The
capacitance is approximately 10 pF.
The AD7739 core consists of a charge balancing Σ-Δ modulator
and a digital filter. The architecture is optimized for fast, fully
settled conversion. This allows for fast channel-to-channel
switching while maintaining inherently excellent linearity, high
resolution, and low noise.
At the start of each conversion, there is a delay to allow the
capacitance to be charged (see the Multiplexer, Conversion, and
Data Output Timing section). If the analog inputs resistive
source impedance does not exceed 50 kΩ, the internal
capacitance is charged fast enough and the AD7739
performance is not affected at the 16-bit level.
CHOPPING
With chopping enabled, the multiplexer repeatedly reverses the
ADC inputs. Every output data result is then calculated as an
average of two conversions, the first with the positive and the
second with the negative offset term included. This effectively
removes any offset error of the input buffer and Σ-Δ modulator.
Figure 22 shows the channel signal chain with chopping enabled.
An external RC filter connected to the analog inputs averages
the multiplexer channel-to-channel switching dynamic currents
MULTIPLEXER
BUFFER
+
–
AIN(+)
AIN(–)
SCALING
ARITHMETIC
(CALIBRATIONS)
OUTPUT DATA
AT THE SELECTED
DATA RATE
Σ-∆
DIGITAL
FILTER
DIGITAL
INTERFACE
MODULATOR
CHOP
CHOP
fMCLK/2
CHOP
03742-0-023
Figure 22. Channel Signal Chain Diagram with Chopping Enabled
Rev. A | Page 25 of 32
AD7739
Data Sheet
With chopping disabled (Figure 24), only one sampling time is
preceded by a settling time of 43 MCLK or 44 MCLK cycles and
followed by a scaling time of 163 MCLK cycles.
MULTIPLEXER, CONVERSION, AND DATA
OUTPUT TIMING
The specified conversion time includes one or two settling and
sampling periods and a scaling time.
The
pin goes high during the scaling time, regardless of its
RDY
previous state. The relevant RDY bit is set in the ADC status
register and in the channel status register, and the pin goes
With chopping enabled (Figure 23), a conversion cycle starts
with a settling time of 43 MCLK cycles or 44 MCLK cycles
(~7 µs with a 6.144 MHz MCLK) to allow the circuits following
the multiplexer to settle. The Σ-Δ modulator then samples the
analog signals and the digital filter processes the digital data
stream. The sampling time depends on FW, that is, on the
channel conversion time register contents. After another
settling of 42 MCLK cycles (~6.8 µs), the sampling time is
repeated with a reversed (chopped) analog input signal. Then,
during the scaling time of 163 MCLK cycles (~26.5 µs), the
two results from the digital filter are averaged, scaled using the
calibration registers, and written into the channel data register.
RDY
low when the channel data register is updated and the channel
conversion cycle is finished. If in continuous conversion mode,
the part automatically continues with a conversion cycle on the
next enabled channel.
Note that every channel can be configured independently for
conversion time and chopping mode. The overall cycle and
effective per channel data rates depend on all enabled
channel settings.
MULTIPLEXER
– CHANNEL 0
+ CHANNEL 1
– CHANNEL 1
RDY
SETTLING
TIME
SAMPLING
TIME
SETTLING
TIME
SAMPLING
TIME
SCALING
TIME
CONVERSION TIME
03742-0-024
Figure 23. Multiplexer and Conversion Timing—Continuous Conversion on Several Channels with Chopping Enabled
MULTIPLEXER
CHANNEL
0
CHANNEL 1
RDY
SETTLING
TIME
SAMPLING
TIME
SCALING
TIME
CONVERSION TIME
03742-0-025
Figure 24. Multiplexer and Conversion Timing—Continuous Conversion on Several Channels with Chopping Disabled
Rev. A | Page 26 of 32
Data Sheet
AD7739
FREQUENCY RESPONSE
EXTENDED VOLTAGE RANGE OF THE
ANALOG INPUT
The Σ-Δ modulator runs at ½ the MCLK frequency, which is
effectively the sampling frequency. Therefore, the modulator
Nyquist frequency is ¼ of the MCLK.
The AD7739 output data code span corresponds to the nominal
input voltage range. The ADC is functional outside the nominal
input voltage range, but the performance might degrade. The
Σ-Δ modulator was designed to fully cover 16% analog input
overrange; outside this range, the performance might degrade
more rapidly.
If chopping is enabled, the input signal is resampled by
chopping. Therefore, the overall frequency response features
notches close to the frequency of 1/channel conversion time.
The typical ADC frequency response plots are given in
Figure 25 and Figure 26. The plots are normalized to 1/channel
conversion time.
When the clamp bit in the mode register is set to 1, the channel
data register is digitally clamped to either all 0s or all 1s when the
analog input voltage goes outside the nominal input voltage range.
Note that these figures apply to each channel separately and are
based on individual channel conversion time. The signal is
effectively resampled once more in the multiplexer by switching
between enabled analog inputs.
As shown in Table 30 and Table 31, when clamp = 0, the data
reflects the analog input voltage outside the nominal voltage
range. In this case, the sign and OVR bits in the channel status
register must be considered along with the data register value to
decode the actual conversion result.
0
–20
–40
–60
Note that the OVR bit in the channel status register is generated
digitally from the conversion result and indicates the Σ-Δ mod-
ulator (nominal) overrange. The OVR bit does not indicate
exceeding the absolute voltage limits of the AIN pin.
Table 30. Extended Input Voltage Range,
Nominal Voltage Range 1.25 V, 16 Bits, Clamp = 0
CHOP = 1
–80
Input (V)
+1.45000
+1.25008
+1.25004
+1.25000
+0.00004
0.00000
−0.00004
−1.25000
−1.25004
−1.25008
−1.45000
Data (hex)
0x147B
0x0001
0x0000
0xFFFF
0x8001
0x8000
0x7FFF
0x0000
0xFFFF
0xFFFE
0xEB85
Sign
0
0
0
0
0
0
1
1
1
1
1
OVR
1
1
1
0
0
0
0
0
–100
–120
0
1
10
100
NORMALIZED INPUT FREQUENCY
(INPUT FREQUENCY × CONVERSION TIME)
03742-0-026
Figure 25. Typical ADC Frequency Response, Chopping Enabled
0
1
1
1
–20
–40
–60
Table 31. Extended Input Voltage Range,
Nominal Voltage Range +1.25 V, 16 Bits, Clamp = 0
Input (V)
+1.45000
+1.25004
+1.25002
+1.25000
+0.00002
+0.00000
−0.00002
Data (hex)
0x28F5
0x0001
0x0000
0xFFFF
0x0001
0x0000
0x0000
Sign
OVR
CHOP = 0
0
0
0
0
0
0
1
1
1
1
0
0
0
1
–80
–100
–120
0
1
10
100
NORMALIZED INPUT FREQUENCY
(INPUT FREQUENCY × CONVERSION TIME)
03742-0-027
Figure 26. Typical ADC Frequency Response, Chopping Disabled
Rev. A | Page 27 of 32
AD7739
Data Sheet
CALIBRATION
VOLTAGE REFERENCE INPUTS
The AD7739 provides zero-scale self-calibration, and zero- and
full-scale system calibration capability that can effectively
reduce the offset error and gain error to the order of the noise.
After each conversion, the ADC conversion result is scaled
using the ADC calibration registers and the relevant channel
calibration registers before being written to the data register.
The AD7739 has a differential reference input, REF IN(+) and
REF IN(−). The common-mode range for these inputs is from
AGND to AVDD. The nominal differential reference voltage for
specified operation is 2.5 V. Both reference inputs feature dynamic
load. Therefore, connect the reference inputs to a low impedance
reference voltage source. External resistance/capacitance
combinations may result in gain errors on the part.
For unipolar ranges,
The output noise performance outlined in Table 5 through
Table 10 is for an analog input of 0 V and is unaffected by noise
on the reference. Obtaining the same noise performance as
shown in the noise tables over the full input range requires a
low noise reference source for the AD7739. If the reference
noise in the bandwidth of interest is excessive, it degrades the
performance of the AD7739.
Data = ((ADC Result − R × ADC ZS Calibration Register) ×
ADC FS Register/(0x20 0000) − R ×
Channel ZS Calibration Register) ×
Channel FS Calibration Register/(0x20 0000)
For bipolar ranges,
Data = ((ADC Result − R × ADC ZS Calibration Register) ×
ADC FS Register/(0x40 0000) + (0x80 0000) − R ×
Channel ZS Calibration Register) ×
Recommended reference voltage sources for the AD7739
include the ADR431, ADR421, AD780, REF43, and REF192.
Channel FS Calibration Register/(0x20 0000)
REFERENCE DETECT
where:
The AD7739 includes on-chip circuitry to detect if the part has
a valid reference for conversions. If the voltage between the
REFIN(+) and REFIN(−) pins goes below the NOREF trigger
voltage (0.5 V typ.) and the AD7739 is performing a conversion,
the NOREF bit in the channel status register is set.
The ADC Result is in the range of 0 to 0xFF FFFF.
R = 1 for input ranges +1.25 V, 1.25 V, +2.5 V, and 2.5 V, and
R = 2 for input ranges +0.625 V, and 0.625 V.
Note that the channel zero-scale calibration register has the
format of a sign bit and a 22-bit channel offset value.
I/O PORT
To start any calibration, write the relevant mode bits to the
AD7739 mode register. After the calibration is complete, the
contents of the corresponding calibration registers are updated,
The AD7739 P0 pin can be used as a general-purpose digital
output or as a common analog input.
all RDY bits in the ADC status register are set, the
pin
SYNC
The P1 pin (
/P1) can be used as a general-purpose digital
SYNC
goes low, and the AD7739 reverts to idle mode. The calibration
duration is the same as the conversion time configured on the
selected channel. A longer conversion time gives less noise and
yields a more exact calibration; therefore, use at least the default
conversion time to initiate any calibration.
I/O pin or to synchronize the AD7739 with other devices in the
system. When the sync bit in the I/O port register is set and
the
pin is low, the AD7739 does not process any
SYNC
conversion. If it is put into single conversion mode, continuous
conversion mode, or any calibration mode, the AD7739 waits
ADC Zero-Scale Self-Calibration
until the
pin goes high and then starts operation. This
SYNC
allows conversion to start from a known point in time, that is,
the rising edge of the pin. When configured as input,
The ADC zero-scale self-calibration can reduce the ADC offset
error in the chopping disabled mode. If repeated after a
temperature change, it can also reduce the offset drift error in
the chopping disabled mode.
SYNC
pin must be tied high or low.
the
SYNC
The digital P0 and P1 voltage is referenced to the analog
supplies.
The zero-scale self-calibration is performed on internally shorted
ADC inputs. The negative analog input terminal on the selected
channel is used to set the ADC zero-scale calibration common
mode. Therefore, either the negative terminal of the selected
differential pair or the AINCOM on the single-ended channel
configuration must be driven to a proper common-mode voltage.
It is recommended that the ADC zero-scale calibration register
be updated only as part of an ADC zero-scale self-calibration.
Rev. A | Page 28 of 32
Data Sheet
AD7739
ADC Full-Scale Self-Calibration
If the per channel system calibrations are used, initiate these in
the following order: a channel zero-scale system calibration,
followed by a channel full-scale system calibration.
The ADC full-scale self-calibration can reduce the ADC full-
scale error for the +2.5 V and 2.5 V input range. If repeated
after a temperature change, it can also reduce the full-scale drift.
The system calibration is affected by the ADC zero-scale and
full-scale calibration registers. Therefore, if both self-calibration
and system calibration are used in the system, perform an ADC
self-calibration first, followed by a system calibration cycle.
The ADC full-scale self-calibration is performed with a +2.5 V
input voltage range on internally generated full-scale voltage
(VREF), regardless of the input voltage range set in the channel
setup register. Full-scale errors in the 1.25 V, +1.25 V, 0.625 V,
and +0.625 V ranges are not calibrated as this requires an
accurate low voltage source other than the reference.
Set the voltage range in the channel setup register before
executing the channel system calibration.
While executing a system calibration, the fully settled system
zero-scale voltage signal or system full-scale voltage signal must
be connected to the selected channel analog inputs.
If the 1.25 V or 0.625 V ranges are used on any channel, the
ADC full-scale self-calibration is not recommended. Perform
a system full-scale calibration if accurate gains need to be
achieved on these ranges.
The per channel calibration registers can be read, stored, or
modified and written back to the AD7739. Note that when
writing the calibration registers, the AD7739 must be in idle
mode. Note that outside the specified calibration range,
calibration is possible, but the performance may degrade
(see the System Calibration section in Table 1).
It is recommended that the ADC full-scale calibration register
be updated only as part of an ADC full-scale self-calibration for
the +2.5 V and 2.5 V input range.
Per Channel System Calibration
The per channel system calibration can reduce the system offset
error and the system gain error. If repeated after a temperature
change, it can also reduce the system offset and gain drifts.
AV
+
DV
+
DD
DD
10µF
0.1µF
0.1µF
10µF
AV
DV
DD
DD
MCLKIN
100Ω
AIN0
CLOCK
6.144MHz
33pF
0.1µF
GENERATOR
MCLKOUT
33pF
ANALOG
INPUTS
24-BIT
MUX
Σ-∆ ADC
DV
DD
BUFFER
100Ω
100Ω
AIN7
RESET
SCLK
DIN
0.1µF
SERIAL
INTERFACE
AND
CONTROL
LOGIC
AINCOM
0.1µF
HOST
DOUT
RDY
SYSTEM
AV
+
DD
REFIN(+)
REFIN(
AD7739
ADR421
CS
-)
10µF
0.1µF
0.1µF
AGND
DGND
Figure 27. Typical Connections for the AD7739 Application
Rev. A | Page 29 of 32
AD7739
Data Sheet
OUTLINE DIMENSIONS
7.90
7.80
7.70
24
13
12
4.50
4.40
4.30
6.40 BSC
1
PIN 1
0.65
BSC
1.20
MAX
0.15
0.05
0.75
0.60
0.45
8°
0°
0.30
0.19
0.20
0.09
SEATING
PLANE
0.10 COPLANARITY
COMPLIANT TO JEDEC STANDARDS MO-153-AD
Figure 28. 24-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-24)
Dimensions shown in millimeters
ORDERING GUIDE
Model1
Temperature Range
–40°C to +105°C
–40°C to +105°C
–40°C to +105°C
–40°C to +105°C
Package Description
Package Outline
RU-24
RU-24
RU-24
RU-24
AD7739BRU
24-Lead Thin Shrink Small Outline Package [TSSOP]
24-Lead Thin Shrink Small Outline Package [TSSOP]
24-Lead Thin Shrink Small Outline Package [TSSOP]
24-Lead Thin Shrink Small Outline Package [TSSOP]
Evaluation Board
AD7739BRU-REEL
AD7739BRUZ
AD7739BRUZ-REEL7
EVAL-AD7739EBZ
1 Z = RoHS Compliant Part.
Rev. A | Page 30 of 32
Data Sheet
NOTES
AD7739
Rev. A | Page 31 of 32
AD7739
NOTES
Data Sheet
©2003–2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D03742-0-8/13(A)
Rev. A | Page 32 of 32
相关型号：
©2020 ICPDF网 联系我们和版权申明