AD7291BCPZ-RL7 [ADI]
8-Channel, I2C, 12-Bit SAR ADC with Temperature Sensor; 8通道， I2C ， 12位SAR ADC ，内置温度传感器
| 型号： | AD7291BCPZ-RL7 |
| 厂家： | 
ADI |
| 描述： | 8-Channel, I2C, 12-Bit SAR ADC with Temperature Sensor |
| 文件： | 总21页 (文件大小：430K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
8-Channel, I2C, 12-Bit SAR ADC
with Temperature Sensor
AD7291
Preliminary Technical Data
Functional Block Diagram
FEATURES
12 bit SAR ADC
8 single-ended inputs
Channel sequencer functionality
Analog Input Range 0 to 2.5V
12-bit temperature-to-digital converter
Temperature sensor accuracy of 2°C typical
Temperature range: −40°C to +125°C
Specified for VDD of 2.8 V to 3.6V
Logic Voltage VDRIVE = 1.65V to 3.6V
Power-down current : <10 µA
Internal 2.5V Reference
I2C-compatible serial interface supports
standard & fast modes
20-lead LFCSP
Figure 1.
GENERAL DESCRIPTION
PRODUCT HIGHLIGHTS
The AD7291 is a 12-bit, high speed, low power, 8-channel,
successive approximation ADC with an internal temperature
sensor. The part operates from a single 3.3V power supply and
features an I2C®-compatible interface. The track-and-hold
amplifier which can handle input frequencies of up to 70MHz,
and a multiplexer allows samples from eight channels.
1. Ideally suited to monitoring system variables in a variety of
systems including telecommunications, process and
industrial control
2. I2C-compatible serial interface. Standard and fast modes.
3. Eight Single-Ended Inputs with a Channel Sequencer.
A consecutive sequence of channels can be selected on
which the ADC cycles and converts.
Each AD7291 provides a 2-wire serial interface compatible with
I2C interfaces. The AD7291 offers a programmable sequencer,
which enables the selection of a pre-programmable sequence of
channels for conversion. The device has an on-chip 2.5 V
reference that can be disabled to allow the use of an external
reference.
4. Integrated temperature sensor with 0.25°C resolution.
The AD7291 includes a high accuracy band-gap temperature
sensor, which is monitored and digitized by the12-bit ADC to
give a resolution of 0.25°C. The AD7291 uses advanced design
techniques to achieve very low power dissipation at high
throughput rates. The part also offers flexible
Table 1. AD7298 and Related Products
Device
Resolution
Interface Features
AD7298 12-Bit
AD7291 12-Bit
SPI
I2C
8 Channel ADC & Temp Sensor
8 Channel ADC & Temp Sensor
power/throughput rate management options and is offered in a
20 lead LFCSP package
Rev. PrC
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed byAnalog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2009 Analog Devices, Inc. All rights reserved.
AD7291
Preliminary Technical Data
SPECIFICATIONS
AD7291 SPECIFICATIONS
VDD = 2.8V to 3.6V; VDRIVE = 1.65 V to 3.6 V; fSCLK = 400KHz, fast SCLK mode; VREF = 2.5 V internal/external; TA = −40°C to +125°C,
unless otherwise noted.
Table 2.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Signal-to-Noise Ratio (SNR)1
Signal-to-Noise (+ Distortion) Ratio (SINAD)1
Total Harmonic Distortion (THD)1
Spurious-Free Dynamic Range (SFDR)1
Intermodulation Distortion (IMD)1
Second-Order Terms
fIN = 10 kHz sine wave
70
70
71
71
−84
−85
dB
dB
dB
dB
78
80
fA = 5.4 kHz, fB = 4.6 kHz
−88
−88
−100
TBD
TBD
dB
dB
dB
MHz
MHz
Third-Order Terms
Channel-to-Channel Isolation1
Full Power Bandwidth2
@ 3 dB
@ 0.1 dB
DC ACCURACY
Resolution
12
Bits
Integral Nonlinearity (INL)1
Differential Nonlinearity (DNL)1
Offset Error
Offset Error Matching
Offset Temperature Drift
Gain Error
Gain Error Matching
Gain Temperature Drift
ANALOG INPUT
0.5
0.5
1
0.5
4
1
0.5
0.5
1
0.99
6
1
LSB
LSB
LSB
LSB
ppm/°C
LSB
LSB
Guaranteed no missed codes to 12 bits
2
1
ppm/°C
Input Voltage Ranges
DC Leakage Current
Input Capacitance2
0
VREF
1
V
µA
pF
0.01
32
During Acquisition
Outside Acquisition
Input Impedance2
TBD
2.5
kΩ
V
REFERENCE INPUT/OUTPUT
Reference Output Voltage3
2.4875
2.0
2.512
5
0.5% maximum @ 25°C
For 1000 hours
Long-Term Stability
150
50
ppm
ppm
V
µA
pF
Output Voltage Hysteresis1
Reference Input Voltage Range4
DC Leakage Current
2.5
1
0.01
TBD
TBD
6
External reference applied to Pin VREF
Bandwidth = TBD kHz
Input Capacitance
VREF Output Impedance
Reference Temperature Coefficient
VREF Noise2
Ω
25
ppm/°C
µV rms
60
Rev. PrC | Page 2 of 21
Preliminary Technical Data
AD7291
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LOGIC INPUTS (SDA, SCL)
Input High Voltage, VINH
Input Low Voltage, VINL
0.7 ×VDRIVE
V
V
+0.3 x
VDRIVE
Input Current, IIN
Input Capacitance, CIN
Input Hysteresis, VHYST
0.01
1
µA
pF
V
VIN = 0 V or VDRIVE
2
3
0.1 (VDRIVE)
LOGIC OUTPUTS (OPEN DRAIN)
Output Low Voltage, VOL
0.4
0.6
1
V
V
µA
pF
ISINK = 3 mA
ISINK = 6 mA
Floating State Leakage Current
Floating State Output Capacitance2
Output Coding
0.01
8
Straight (natural) binary
TEMPERATURE SENSOR—INTERNAL
Operating Range
−40
+125
Accuracy
1
1
0.25
2
3
°C
°C
°C
TA = −40°C to +85°C
TA = >85°C to 125°C
LSB size
Resolution
CONVERSION RATE
Conversion Time
Autocycle Update Rate
Throughput Rate
POWER REQUIREMENTS
VDD
3
TBD
μs
22.22
kSPS
FSCL = 400kHz
Digital inputs = 0 V or VDRIVE
See
2.8
1.65
3
3
3.6
3.6
V
V
VDRIVE
5
ITOTAL
VDD = 3.3V
ADC Operating, Interface Active
(Fully Operational)
Full Power-Down Mode
Power Dissipation
5
mA
μA
5
60
VDD = 3.3V
ADC Operating, Interface Active
(Fully Operational)
Full Power-Down Mode
16.5
1.65
mW
μW
1 See the Terminology Section.
2 Sample tested during initial release to ensure compliance.
3 Refers to Pin VREF specified for 25oC.
4 VREF variations from 2.5V will alter the gain error of the temperature sensor, oC per LSB, and a correction factor may be required, See Section X.
5 ITOTAL is the total current flowing in VDD and VDRIVE
.
Rev. PrC | Page 3 of 21
AD7291
Preliminary Technical Data
I2C TIMING SPECIFICATIONS
t11
t12
t6
t2
SCL
t6
t4
t3
t5
t10
t8
t1
t9
SDA
t7
S
P
S
P
S = START CONDITION
P = STOP CONDITION
Figure 2. 2-Wire Serial Interface Timing Diagram
All values were measured with the input filtering enabled. CB refers to the capacitive load on the bus line, with tr and tf measured between
0.3 VDRIVE and 0.7 VDRIVE (see Figure 2) Unless otherwise noted, VDD = 2.8V to 3.6V; VDRIVE = 1.65 V to 3.6 V; VREF = 2.5 V internal/external;
TA = −40°C to + 125°C, unless otherwise noted.
Table 3.
Limit at tMIN, tMAX
Parameter
Conditions
Standard mode
Fast mode
Min
Typ
Max
100
400
Unit
kHz
kHz
µs
µs
µs
µs
ns
ns
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
Description
fSCL
Serial clock frequency
t1
t2
t3
Standard mode
Fast mode
4
tHIGH, SCL high time
0.6
4.7
1.3
250
100
0
Standard mode
Fast mode
tLOW, SCL low time
Standard mode
Fast mode
tSU;DAT, data setup time
1
t4
Standard mode
Fast mode
3.45
0.9
tHD;DAT, data hold time
0
t5
Standard mode
Fast mode
4.7
0.6
4
0.6
4.7
1.3
4
tSU;STA, setup time for a repeated start condition
tHD;STA, hold time for a repeated start condition
tBUF, bus-free time between a stop and a start condition
tSU;STO, setup time for a stop condition
tRDA, rise time of the SDA signal
tFDA, fall time of the SDA signal
tRCL, rise time of the SCL signal
t6
Standard mode
Fast mode
t7
Standard mode
Fast mode
t8
Standard mode
Fast mode
0.6
t9
Standard mode
Fast mode
1000
300
300
300
1000
300
1000
300
300
300
50
20 + 0.1 CB
20 + 0.1 CB
20 + 0.1 CB
20 + 0.1 CB
t10
t11
t11A
t12
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
tRCL1, rise time of the SCL signal after a repeated
start condition and after an acknowledge bit
tFCL, fall time of the SCL signal
Standard mode
Fast mode
20 + 0.1 CB
0
tSP
Fast mode
Pulse width of the suppressed spike
Power-up and acquisition time
tPOWER-UP
0.6
1 A device must provide a data hold time for SDA in order to bridge the undefined region of the SCL falling edge.
Rev. PrC | Page 4 of 21
AD7291
Preliminary Technical Data
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ABSOLUTE MAXIMUM RATINGS
Table 4.
Parameter
Rating
VDD to AGND, DGND,
−0.3 V to +5 V
−0.3 V to + 5 V
−0.3 V to 3V
−0.3 V to VDRIVE + 0.3 V
−0.3 V to VDRIVE + 0.3 V
−0.3 V to +3V
−0.3 V to +0.3V
10 mA
VDRIVE to AGND, DGND,
Analog Input Voltage to AGND
Digital Input Voltage to AGND
Digital Output Voltage to AGND
VREF to AGND
ESD CAUTION
AGND to DGND
Input Current to Any Pin Except Supplies1
Operating Temperature Range
Storage Temperature Range
Junction Temperature
LFCSP Package
−40°C to +125°C
−65°C to +150°C
150°C
θJA Thermal Impedance
θJC Thermal Impedance
Pb-free Temperature, Soldering
Reflow
TBD°C/W
TBD°C/W
260(+0)°C
2 kV
ESD
1 Transient currents of up to 100 mA do not cause latch-up.
Rev. PrC | Page 5 of 21
AD7291
Preliminary Technical Data
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 3. Pin Configuration
Note: The exposed metal paddle on the bottom of the LFCSP package
should be soldered to PCB ground for proper heat dissipation and performance.
Table 5. Pin Function Descriptions
Pin No. Mnemonic Description
1-5,
18,19,
20
VIN1, VIN2,
VIN3, VIN4,
VIN5, VIN6
Analog Inputs. The AD7291 has 8 single-ended analog inputs that are multiplexed into the on-chip track-and-
hold. Each input channel can accept analog inputs from 0V to 2.5V. Any unused input channels should be
connected to GND1 to avoid noise pickup.
VIN7, VIN8
SDA
14
16
Digital Input/Output. Serial bus bidirectional data. This open-drain output requires a pull-up resistor. The output
coding is straight binary for the voltage channels and two’s complement for the temperature sensor result.
Logic Power Supply Input. The voltage supplied at this pin determines at the voltage at which the interface
operates. This pin should be decoupled to GND. The voltage range on this pin is 1.65V to 3.6V and may be less
than the voltage at VDD, but should never exceed it by more than 0.3V. To set the input and output thresholds,
connect this pin to the supply to which the I2C bus is pulled.
VDRIVE
10
7
VDD
VREF
Supply Voltage, 2.8 V to 3.6 V. This supply should be decoupled to GND with 10 µF and 100 nF decoupling
capacitors.
Internal Reference / External Reference supply. The nominal internal reference voltage of 2.5V appears at this pin.
Provided the output is buffered, the on-chip reference can be taken from this pin and applied externally to the
rest of a system. Decoupling capacitors should be connected to this pin to decouple the reference buffer to
GND1. For best performance, it is recommended to use a 10 μF decoupling capacitor. The internal reference can
be disabled and an external reference supplied to this pin if required. The input voltage range for the external
reference is 2.0 V to 2.5V.
6
9
GND1
GND
Ground. Ground reference point for the internal reference circuitry on the AD7291. All analog input signals and
the external reference signals should be referred to this GND1 voltage. The GND1 pin should be connected to the
GND plane of a system. All GND1 pins should ideally be at the same potential and must not be more than 0.3 V
apart, even on a transient basis. The VREF should be decoupled to this ground pin via a 10 μF decoupling cap.
Ground. Ground reference point for all analog and digital circuitry on the AD7291. The GND pin should be
connected to the GND plane of a system. All GND pins should ideally be at the same potential and must not be
more than 0.3 V apart, even on a transient basis. Both DCAP and VDD should be decoupled to this GND pin.
Serial I2C Bus Clock. The data transfer rate in I2C mode is compatible with both 100 kHz and 400 kHz operating
modes. This open-drain output requires pull-up resistors.
15
SCL
12
ALERT
AS0, AS1
Digital Output. This pin acts as an out-of-range indicator and if enabled, becomes active when the conversion result
violates the DATAHIGH or DATALOW register values. See the Limit Register section.
11, 13
17
Logic Input. Together, the logic state of these inputs selects a unique I2C address for the AD7291. See Table X for
details. The device address depends on the voltage applied to these pins.
/RST
Power Down Pin. This pin will place the part into a full power down mode and will enable power conservation
when the parts operation is not required. This pin can be used to RESET the device by toggling the pin LOW for a
minimum of TBD ns and a maximum of TBDns. If the maximum time is exceeded the part will enter power-down
mode.
PD
Decoupling Capacitor Pin. Decoupling capacitor (10 μF recommended) is connected to this pin to decouple the
internal LDO.
8
DCAP
Rev. PrC | Page 6 of 21
Preliminary Technical Data
CIRCUIT INFORMATION
AD7291
DAC are used to add and subtract fixed amounts of charge to
bring the comparator back into a balanced condition. When the
comparator is rebalanced, the conversion is complete. The
control logic generates the ADC output code. Figure 7 shows
the ADC’s transfer functions.
The AD7291 includes an 8-channel multiplexer, an on-chip
track-and-hold, an A/D converter, an on-chip oscillator,
internal data registers, internal temperature sensor and an I2C-
compatible serial interface, all housed in a 20-lead LFCSP. This
package offers considerable space-saving advantages over
alternative solutions. The part can be operated from a single
supply from 2.8V to 3.6 V and offers 12 bits of resolution. The
AD7291 has eight single-ended input channels and an on-chip
6ppm reference. The analog input range for the AD7928 is 0V
to VREF. The AD7298 includes a high accuracy band-gap
temperature sensor, which is monitored and digitized by the 12-
bit ADC to give a resolution of 0.25°C.
Figure 5. ADC Conversion Phase
ANALOG INPUT
The AD7291 typically remains in a partial power-down state
while not converting. When supplies are first applied, the parts
power up in a power-down state. Power-up is initiated prior to
a conversion, and the device returns to shutdown when the
conversion is complete. Conversions can be initiated using the
autocycle mode or command mode where the wake-up and a
conversion occur during a write address function (see the
Modes of Operation section). When the conversion is complete,
the AD7291 again enters partial power down mode. This
automatic partial power down feature allows power saving
between conversions. This means any read or write operation
across the I2C interface can occur while the device is in partial
power down.
Figure 6 shows an equivalent circuit of the analog input struc-
ture of the AD7291. The two diodes, D1 and D2, provide ESD
protection for the analog inputs. Care must be taken to ensure
that the analog input signal never exceeds the internally
generated LDO voltage of 2.5V (DCAP) by more than 300 mV.
This causes the diodes to become forward biased and start
conducting current into the substrate. 10 mA is the maximum
current these diodes can conduct without causing irreversible
damage to the part. Capacitor C1, in Figure 6 is typically about
TBD pF and can primarily be attributed to pin capacitance. The
Resistor R1 is a lumped component made up of the on
resistance of a switch (track-and-hold switch) and also includes
the on resistance of the input multiplexer. The total resistance is
typically about TBD Ω. The capacitor, C2, is the ADC sampling
capacitor and has a capacitance of TBD pF typically.
CONVERTER OPERATION
The AD7298 is a 12-bit successive approximation ADC based
around a capacitive DAC. Figure 4 and Figure 5 show simplified
schematics of the ADC. The ADC is comprised of control logic,
SAR, and a capacitive DAC that are used to add and subtract
fixed amounts of charge from the sampling capacitor to bring
the comparator back into a balanced condition. Figure 4 shows
the ADC during its acquisition phase. SW2 is closed and SW1 is
in Position A. The comparator is held in a balanced condition
and the sampling capacitor acquires the signal on the selected
V
IN channel.
Figure 6. Equivalent Analog Input Circuit
For AC applications, removing high frequency components
from the analog input signal is recommended by using
an RC low-pass filter on the relevant analog input pin. In
applications where harmonic distortion and signal-to-noise
ratios are critical, the analog input should be driven from a low
impedance source. Large source impedances significantly
affect the ac performance of the ADC. This may necessitate
the use of an input buffer amplifier. The choice of the op amp
is a function of the particular application performance criteria.
Figure 4. ADC Acquisition Phase
When the ADC starts a conversion (see Figure 5Figure 5), SW2
opens and SW1 moves to Position B, causing the comparator
to become unbalanced. The control logic and the capacitive
Rev. PrC | Page 7 of 21
AD7291
Preliminary Technical Data
conversion automatically. It takes a period of
ADC TRANSFER FUNCTION
approximately100μs to complete the integration and conversion
of the temperature result. If the ADC is in command mode, the
temperature conversion is performed as soon as the next
conversion is completed. In autocycle mode, the conversion is
inserted into an appropriate place in the current sequence. If the
ADC is idle, the conversion takes place immediately. The TSENSE
Result Register stores the result of the last conversion on the
temperature channel; these can be read at any time.
The output coding of the AD7291 is straight binary for the
analog input channel conversion results and twos complement,
for the temperature conversion result. The designed code
transitions occur at successive LSB values (that is, 1 LSB, 2 LSBs,
and so forth). The LSB size is VREF/4096 for the AD7291. The
ideal transfer characteristic for the AD7291 for straight binary
coding is shown in Figure 7.
111…111
111…110
Theoretically, the temperature measuring circuit can measure
temperatures from –512°C to +511°C with a resolution of
0.25°C. However, temperatures outside TA (the specified
temperature range for the AD7291) are outside the guaranteed
operating temperature range of the device.
•
•
111…000
•
011…111
1LSB = V
REF
/4096
•
•
000…010
000…001
000…000
Temperature Sensor Averaging
1LSB
+V
– 1LSB
ANALOG INPUT
REF
0V
The AD7291 incorporates a temperature sensor averaging
feature to enhance the accuracy of the temperature
measurements. The temperature averaging is performed
continuously in the background once the TSENSE bit in the
command register is enabled. The temperature is measured
each time a TSENSE conversion is performed and a moving
average method is used to determine the result in the TSENSE
Average Result Register. The average result is given by the
following equation;
NOTES
V
IS EITHER REF OR 2 × REF .
IN IN
REF
Figure 7. Straight Binary Transfer Characteristic
TEMPERATURE SENSOR OPERATION
The AD7291 contains one local temperature sensor. The on-
chip, band gap temperature sensor measures the temperature of
the AD7291 die. The temperature sensor module on the
AD7291 is based on the three current principle (see Figure 8),
where three currents are passed through a diode and the
forward voltage drop is measured, allowing the temperature to
be calculated free of errors caused by series resistance.
TSENSE _ AVG =
7
8
1
8
(
Previous _ Result
)
+
(
Current _ Result
)
The average result is then available in the TSENSE Average Result
Register whose content is updated after every TSENSE conversion.
The first TSENSE conversion result given by the AD7291 after the
temperature sensor has been selected in the command register
(bit D7) is the actual first TSENSE conversion result and this result
will remain valid until the next TSENSE conversion is completed
and the result register updated. If the status of the TSENSEAVG bit
is not changed on successive writes to the command register,
the averaging function will not be reinitialized and will
continue calculating the cumulative average. If the command
register is written to and the content of the TSENSEAVG bit
changed the averaging function is reset and the next TSENSE
average conversion result is the current temperature conversion
result.
Figure 8. Top Level Structure of Internal Temperature Sensor
The temperature conversion consists of two phases, the
integration followed by the conversion. The TSENSE integrates in
turn, over a period of one hundred microseconds once the TSENSE
bit is selected in the Command Register. This takes place
continuously in the background, leaving the user free to perform
conversions on the other channels. When integration is complete,
a signal passes to the control logic internally to initiate a
Temperature Value Format
One LSB of the ADC corresponds to 0.25°C. The temperature
reading from the ADC is stored in a 12-bit twos complement
format, to accommodate both positive and negative
temperature measurements. The temperature data format is
provided in Table 10.
Rev. PrC | Page 8 of 21
Preliminary Technical Data
AD7291
Table 6. Temperature Data Format
THE REFERENCE
Temperature (°C)
Digital Output
1111 0110 0000
1111 1001 1100
1111 1101 1000
1111 1111 1111
0000 0000 0000
0000 0000 0001
0000 0010 1000
0000 0110 0100
0000 1100 1000
0001 0010 1100
0001 1001 0000
0001 1010 0100
0001 1111 0100
−40
−25
−10
−0.25
0
The AD7291 can operate with either the internal 2.5V on-chip
reference or an externally applied reference. The EXT_REF bit
in the Command Register is used to determine whether the
internal reference is used. If the EXT_REF bit is selected in the
command register, an external reference can be supplied
through the VREF pin. On power-up, the internal reference is
enabled. Suitable external reference sources for the AD7291
include AD780, AD1582, ADR431, REF193, and ADR391.
+0.25
+10
+25
+50
+75
+100
+105
+125
The internal reference circuitry consists of a 2.5V band-gap
reference and a reference buffer. When the AD7291 is operated
in internal reference mode, the 2.5V internal reference is avail-
able at the VREF pin, which should be decoupled to GND using a
10 μF capacitor. It is recommended that the internal reference be
buffered before applying it elsewhere in the system. The internal
reference is capable of sourcing up to TBD μA of current when
the converter is static. The reference buffer requires 10ms to
power up and charge the TBD μF decoupling capacitor during
the power-up time.
Temperature Conversion Formula:
Positive Temperature = ADC Code/4
Negative Temperature = (4096 - ADC Code)/4
VDRIVE
The AD7291 also has the VDRIVE feature. VDRIVE controls the volt-
age at which the serial interface operates. VDRIVE allows the ADC
to easily interface to both a 1.8V and 3V processors. For
RESET
The AD7291 includes a reset feature, which can be used to reset
the device and the content of all internal registers including the
control register to their default state. To activate the reset
operation, the PD pin should be brought low for a minimum of
TBD ns and a maximum of 100ns and is asynchronous to the
clock, hence it can be triggered at any time. If the PD pin is held
low for greater than 100ns the part will enter full power-down
mode. It is imperative that the PD pin be held at a stable logic
level at all times to ensure normal operation.
example, if the AD7291 were operated with an VDD of 3.3V, the
V
DRIVE pin could be powered from a 1.8V supply. This enables
the AD7291 to operate with a larger dynamic range with an VDD
of 3.3V while still being able to interface to 1.8V processors.
Take care to ensure VDRIVE does not exceed VDD by more than
0.3V (see the Maximum Ratings Section).
Rev. PrC | Page 9 of 21
AD7291
Preliminary Technical Data
INTERNAL REGISTER STRUCTURE
The AD7291 contains 34 internal registers (see Figure 9) that
are used to store conversion results, high and low conversion
limits, and information to configure and control the device.
There are thirty-three data registers and one address pointer
register.
Each data register has an address that the address pointer register
points to when communicating with it. Table 7 details which
registers are read, write or read and write.
ADDRESS POINTER REGISTER
The address pointer register is the register to which the first
data byte of every write operation is written automatically,
hence this register does not have and does not require an
address. The address pointer register is an 8-bit register in
which the 6 LSBs are used as pointer bits to store an address
that points to one of the AD7291’s data registers. The first byte
following each write address is to the address pointer register,
containing the address of one of the data registers. The 6 LSBs
select the data register to which subsequent data bytes are
written. Only the 6 LSBs of this register are used to select a data
register. On power-up, the address pointer register contains all
0s, pointing to the command register.
Table 6. Address Pointer Register
D1
D0
P5
P4
P3
P2
P1
P0
0
0
Register Select
Figure 9.. AD7291 Register Structure
Rev. PrC | Page 10 of 21
Preliminary Technical Data
AD7291
Table 7. AD7291 Register Addresses
HEX
P5
P4
P3
P2
P1
P0
Registers
Read or Write
Code
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
0x0A
0x0B
0x0C
0x0D
0x0E
0x0F
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x17
0x18
0x19
0x1A
0x1B
0x1C
0x1D
0x1E
0x1F
0x20
0x3F
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Command Register
Voltage Conversion Result Register
TSENSE Conversion Result Register
TSENSE Average Result Register
DATAHIGH Reg CH1
DATALOW Reg CH1
Hysteresis Reg CH1
DATAHIGH Reg CH2
DATALOW Reg CH2
Hysteresis Reg CH2
DATAHIGH Reg CH3
DATALOW Reg CH3
Hysteresis Reg CH3
DATALOW Reg CH4
DATAHIGH Reg CH4
Hysteresis Reg CH4
DATAHIGH Reg CH5
DATALOW Reg CH5
Hysteresis Reg CH5
DATAHIGH Reg CH6
DATALOW Reg CH6
Hysteresis Reg CH6
DATAHIGH Reg CH7
DATALOW Reg CH7
Hysteresis Reg CH7
DATAHIGH Reg CH8
Write
Read
Read
Read
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read
DATALOW Reg CH8
Hysteresis Reg CH8
DATAHIGH Reg TSENSE
DATALOW Reg TSENSE
Hysteresis Reg TSENSE
Alert Status Register A
Alert Status Register B
Factory Test Mode
Read
The user should not access
this register.
Rev. PrC | Page 11 of 21
AD7291
Preliminary Technical Data
COMMAND REGISTER
The command register is a 16-bit write-only register that is used to set the operating modes of the AD7291. The bit functions are outlined
in Table 8. A two-byte write is necessary when writing to the configuration register. MSB denotes the first bit in the data stream. On
power up the default content of the command register is all zero’s.
Table 8. Command Register Bits and Default Settings at Power-Up
MSB
Channel Bit
Function
Setting
D15
D14
D13
D12
D11
D10
D9
D8
CH1
CH2
CH3
CH4
CH5
CH6
CH7
CH8
Enable = 1
Disable = 0
Enable = 1
Disable = 0
Enable = 1
Disable = 0
Enable = 1
Disable = 0
Enable = 1
Disable = 0
Enable = 1
Disable = 0
Enable = 1
Disable = 0
Enable = 1
Disable = 0
LSB
D0
Channel
Bit
D7
D6
D5
D4
D3
D2
D1
Clear Alert
EXT_REF
Polarity of Alert
pin (active
high/active
low)
Autocycle
Mode
TSENSE
DONTC Noise-delayed
bit trial
RESET
Function
sampling.
Enable = 1
Disable = 0
Enable = 1
Disable = 0
Enable = 1
Active Low = 1
Enable = 1
Enable = 1
Disable = 0 Disable = 0
Enable = 1
Default
Setting
Disable = 0 Active High = 0 Disable = 0
Table 9. Bit Function Descriptions
Bit Mnemonic Comment
D15 to D8 CH1 to CH8
These 8-channel address bits select the analog input channel(s) to be converted. A 1 in any of Bits D15 to D8
selects a channel for conversion. If more than one channel bit is set to 1, the AD7291 will sequence through
the selected channels, starting with the lowest channel. All unused channels should be set to 0. A channel or
sequence of channels for conversion must be selected in the command register, prior to initiating a
conversion,
D7
D5
TSENSE
This channel selects the temperature sensor channel for conversion. If other analog input channels are also
selected for conversion, the AD7291 sequences through the selected analog voltage input channels first and
then converts the temperature sensor channel after the conversion of last selected voltage channel is
completed.
Noise-
delayed bit
When this function is enabled, it delays the critical sampling intervals and bit trials from occurring when there
is activity on the I2C bus, thus ensuring optimum dc performance of the AD7291. When this feature is enabled
trial sampling the conversion time may vary. This bit is disabled on power up and it is recommended to write a 1 to enable
this feature for normal operation.
D4
D3
EXT_REF
Writing a logic 1 to this bit, enables the use of an external reference. The input voltage range for the external
reference is 2V to 2.5V. The external reference should not exceed 2.5V or the device performance will be
adversely affected. On power up, the default configuration will have the internal reference enabled.
This bit determines the active polarity of the ALERT pin. The ALERT pin is configured for active low operation
if this bit is set to 1, and active high if this bit is set to 0. The default configuration on power up is active high
Polarity of
Alert Pin
(0).
D2
D1
Clear Alert
RESET
This bit clears the content of the Alert Status register. Once the content of the Alert Status register is cleared,
this bit should be reprogrammed to a logic 0 to ensure future alerts are detected.
Setting this bit in the command register resets the content of all internal registers in the AD7291 to their
default state including the command register itself. This bit is returned to a 0 once the reset is completed to
enable the internal registers to be reprogrammed.
D0
Autocycle
Mode
Writing a 1 to this bit in the command registers enables the auto-cycle mode of operation. In this mode, the
channels selected in bit D15 to D7 are continuously converted by the AD7291. This function is used in
conjunction with the limit registers, which can be programmed to issue an alert if the conversion result
exceeds the preset limit for any channel selected for conversion.
Rev. PrC | Page 12 of 21
AD7291
Preliminary Technical Data
Table 10. Channel Selection bits for Command Register
D15
D14
D13
D12
D11
D10
D9
D8
Selected Analog Input Channel Comments
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
0
0
0
0
No channel selected
If more than one channel is
selected, the AD7291
converts the selected sequence of
channels starting with the lowest
channel in the sequence.
Convert on Channel 8 (VIN8)
Convert on Channel 7 (VIN7)
Convert on Channel 6 (VIN6)
Convert on Channel 5 (VIN5)
Convert on Channel 4 (VIN4)
Convert on Channel 3 (VIN3)
Convert on Channel 2 (VIN2)
Convert on Channel 1 (VIN1)
1
0
0
0
0
0
0
0
Table 11. TSENSE Data Format
D9 D8 D7 D6 D5 D4 D3 D2 D1
Input
D11(MSB)
D10
D0 (LSB)
Value (°C)
−512
+256 +128 +64 +32 +16 +8 +4 +2 +1 +0.5 +0.25
14) and the 12-bit data result. Bit D15 to Bit D12 are the
channel address bits which identifies the ADC channel that
corresponds to the subsequent result. Bit D11 to Bit D0 contain
Sample Delay and Bit Trial Delay
It is recommended that no I2C bus activity occur when a
conversion is taking place; however, this may not be possible,
for example, when operating in autocycle mode. Bit D5 in the
configuration register is used to delay critical sample intervals
and bit trials from occurring while there is activity on the I2C
bus. This results in a quiet period for each bit decision. On
power up, Bit[D5] is disabled and the bit trial-and-sample
interval delaying mechanism is not implemented. It is
the most recent ADC result.
Table 12. Conversion Value Register (First Read)
D15
ADD3 ADD2 ADD1 ADD0 B11
(MSB)
D14
D13
D12
D11
D10 D9 D8
B10 B9 B8
recommended to enabled this bit in the command register to
ensure the conversion results are less susceptible to interference
from external noise. To enable this functionality write a 1 to the
respective bit in the command register. When enabled, the
AD7291 delays the bit trials from occurring when there is
activity on the I2C bus, thus ensuring good dc linearity
performance by reducing the glitch noise seen by the converter.
In applications where ac rather than dc performance is critical,
this function can be disabled to ensure the sampling point is
fixed as this feature may introduce excessive jitter, degrading
the SNR for large signals above 300 Hz. In cases where there is
excessive activity on the interface lines, enabling these bits may
cause the overall conversion time to increase.
Table 13. Conversion Value Register (Second Read)
D7
D6
D5
D4
D3
D2
D1
D0
B7
B6
B5
B4
B3
B2
B1
B0
Table 14. Channel Address bits for Result Register
ADD2
ADD2 ADD1 ADD0 Analog Input Channel
0
0
0
0
0
0
0
0
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
0
1
0
1
VIN1
VIN2
VIN3
VIN4
VIN5
The AD7291 also incorporates functionality that allows it to
reject glitches shorter than 50 ns. This feature improves the
noise susceptibility of the device.
VIN6
VIN7
VIN8
TSENSE
TSENSE average result
VOLTAGE CONVERSION RESULT REGISTER (0X01)
Temperature Value Format
The conversion result register is a 16-bit read-only register that
stores the conversion result from the ADC in straight binary
format. A 2-byte read is necessary to read data from this
register. Table 12 and Table 13 show the contents of the first and
second bytes of data to be read from AD7291. Each AD7291
conversion result consists of four channel address bits (see Table
The temperature reading from the ADC is stored in an 11-bit
twos complement format, D11 to D0, to accommodate both
positive and negative temperature measurements. The
temperature data format is provided in Table 11.
Rev. PrC | Page 13 of 21
AD7291
Preliminary Technical Data
On power-up, the contents of the DATAHIGH register for each
analog voltage channel is full scale (0x0FFF), while the default
contents of the DATALOW voltage channels registers is zero scale
(0x0000). The default content for the DATAHIGHTSENSE is 0x07FF
and 0x0800 for the DATALOW TSENSE limits register because they
are in twos complement 12-bit format. The AD7291 signals an
alert in hardware if the conversion result moves outside the
upper or lower limit set by the limit registers.
TSENSE RESULT REGISTER (0x02)
The TSENSE result register is a 16-bit read-only register used to
store the ADC data generated from the internal temperature
sensor. This register stores the temperature readings from the
ADC in an 11-bit twos complement format, D11 to D0, and uses
bits[ D15:D12] to store the channel address bits. Conversions take
place approximately every 5ms. Table 11 details the temperature
data format which applies to the internal temperature sensor.
DATAHIGH Register
The DATAHIGH registers for CH1 to CH8 and the internal
temperature sensor are 16-bit read/write registers; only the 12
LSBs of each register are used. D15 to D12 are not used in the
register and are set to 0s. This register stores the upper limit that
activates the ALERT output. If the value in the conversion result
register is greater than the value in the DATAHIGH register, an
ALERT occurs for that channel. When the conversion result
returns to a value at least N LSBs below the DATAHIGH register
value, the ALERT output pin is reset. The value of N is taken
from the hysteresis register associated with that channel. The
ALERT pin can also be reset by writing to bit D2 in the
command register.
Table 15. TSENSE Result Register (First Read)
MSB
LSB
D15
D14
D13
D12
D11 D10 D9 D8
ADD3 ADD2 ADD1 ADD0 B11 B10 B9 B8
Table 16. TSENSE Result Register (Second Read)
MSB
LSB
D0
B0
D7
D6
D5
D4
D3
D2
D1
B7
B6
B5
B4
B3
B2
B1
TSENSE AVERAGE RESULT REGISTER (0x03)
The TSENSE average result register is a 16-bit read-only register
used to store the average result from the internal temperature
sensor. This register stores the average temperature readings from
the ADC in an 11-bit twos complement format, D11 to D0, and
uses bits[ D15:D12] to store the channel address bits. The TSENSE
average result register is updated after every TSENSE conversion is
completed. The first TSENSE average conversion result given by
the AD7291 after averaging is enabled is the actual first TSENSE
conversion result. Table 11 details the temperature data format,
which applies to the internal temperature sensor. (See
Table 19. DATAHIGH Register (First Read/Write)
D15
D14
D13
D12
D11
D10
D9
D8
0
0
0
0
B11
B10
B9
B8
Table 20. DATAHIGH Register (Second Read/Write)
D7
D6
D5
D4
D3
D2
D1
D0
B7
B6
B5
B4
B3
B2
B1
B0
DATALOW Register
Temperature Sensor Averaging section for more details)
The DATALOW register for each channel is a 16-bit read/write
register; only the 12 LSBs of each register are used. D15 to D12
are not used in the register and are set to 0s. The register stores
the lower limit that activates the ALERT output. If the value in
the conversion result register is less than the value in the
DATALOW register, an ALERT occurs for that channel. When the
conversion result returns to a value at least N LSBs above the
DATALOW register value, the ALERT output pin is reset. The
value of N is taken from the hysteresis register associated with
that channel. The ALERT output pin can also be reset by writing
to bit D2 in the command register.
Table 17. TSENSE Average Register (First Read)
MSB
LSB
D15
D14
D13
D12
D11 D10 D9 D8
ADD3 ADD2 ADD1 ADD0 B11 B10 B9 B8
Table 18. TSENSE Average Register (Second Read)
MSB
LSB
D0
B0
D7
D6
D5
D4
D3
D2
D1
B7
B6
B5
B4
B3
B2
B1
LIMIT REGISTERS
Table 21. DATALOW Register (First Read/Write)
The AD7291 has nine pairs of limit registers. Each pair stores
high and low conversion limits for each analog input channel
and the internal temperature sensor. Each pair of limit registers
has one associated hysteresis register. All 27 registers are 16 bits
wide; only the 12 LSBs of the registers are used for the AD7291.
The 4 MSBs, D15 and D12 in these registers, should contain 0s.
D15
D14
D13
D12
D11
D10
D9
D8
0
0
0
0
B11
B10
B9
B8
Table 22. DATALOW Register (Second Read/Write)
D7
D6
D5
D4
D3
D2
D1
D0
B7
B6
B5
B4
B3
B2
B1
B0
Rev. PrC | Page 14 of 21
Preliminary Technical Data
AD7291
ALERT STATUS REGISTERS A & B
Hysteresis Register
The alert status register is a 16-bit, read only register that
provides information on an alert event. If a conversion result
activates the ALERT pin, as described in the Limit Registers
section, the alert status register may be read to gain further
information. There are two Alert Status Registers on the
AD7291; Alert Register A which stores alerts for the analog
voltage conversion channels (see Table 25 & Table 26 ) and
Alert Register B which stores alerts for the internal temperature
sensor only (see Table 27 & Table 28).
Each analog input channel and the internal temperature sensor
has its own hysteresis register, which is a 16-bit read/write
register. Only the 12 LSBs are used. D15 to D12 are not used in
the register and are set to 0s. The hysteresis register stores the
hysteresis value, N, when using the limit registers. Each pair of
limit registers has a dedicated hysteresis register. The hysteresis
value determines the reset point for the ALERT pin if a
violation of the limits has occurred. For example, if a hysteresis
value of 8 LSBs is required on the upper and lower limits of
Channel 1, the 12-bit word, 0000 0000 0000 1000, should be
written to the hysteresis register of CH1, the address of which is
0x06. (See Table 24 & Table 25) On power-up, the hysteresis
registers content defaults to all zeros (0x0000). If a hysteresis
value is required, that value must be written to the hysteresis
register for the channel in question.
Both Alert Status Registers contain two status bits per channel,
one corresponding to the DATAHIGH limit and the other to the
DATALOW limit. The bit with a status of 1 shows where the
violation occurred—that is, on which channel—and whether
the violation occurred on the upper or lower limit. If a second
alert event occurs on the other channel between receiving the
first alert and interrogating the alert status register, the
corresponding bit for that alert event is also set. The entire
contents of the alert status register can be cleared by writing 1,
to Bits D2 in the command register.
Table 23. Hysteresis Register (First Read/Write)
D15
D14
D13
D12
D11
D10
D9
D8
0
0
0
0
B11
B10
B9
B8
Table 24. Hysteresis Register (Second Read/Write)
For example, if bit D14 in Alert Status Register A is set to 1, this
indicates that the lower limit on Channel 4 (Register 0x0D) has
been violated while if bit D11 is set 1, the upper limit on
channel 2 has been violated (Register 0x07). The
TSENSE_AVGHI and TSENSE_AVGLO alerts are determined
from the comparison of the TSENSE average results register with
the DATAHIGH and DATALOW limits for the TSENSE channel
(0x1C, 0x1D)
D7
D6
D5
D4
D3
D2
D1
D0
B7
B6
B5
B4
B3
B2
B1
B0
Table 25. Alert Status Register A (First Read Byte)
D15
D14
D13
D12
D11
D10
D9
D8
CH8HI
CH8LO CH7HI
CH7LO CH6HI
CH6LO CH5HI
CH5LO
Table 26. Alert Status Register A (Second Read Byte)
D7 D6 D5 D4 D3 D2 D1
D0
CH4HI CH4O CH3HI CH3LO CH2HI CH2LO CH1HI CH1LO
Table 27. Alert Status Register B (First Read Byte)
D15
D14
D13
D12
D11
D10
D9
D8
0
0
0
0
0
0
0
0
Table 28. Alert Status Register B (Second Read Byte)
D7 D6 D5 D4 D3 D2 D1
TSENSE TSENSE TSENSE TSENSE
AVGHI AVGLO HIGH LOW
D0
0
0
0
0
Rev. PrC | Page 15 of 21
AD7291
Preliminary Technical Data
MODES OF OPERATION
When supplies are first applied to the AD7291, the ADC powers
up in partial power down mode and normally remains in this
partial power down state while not converting. Once the master
addresses the AD7291 it exits partial power down. There are
two methods of initiating a conversion on the AD7291,
Command mode and Autocycle mode.
1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the
write bit (low).
3. The addressed slave device (AD7291 asserts an
acknowledge on SDA.
4. The master sends the Command Register Address 0x00.
The slave asserts an acknowledge on SDA.
5. The master sends the first Data Byte 0xE0 to the
Command Register, which selects the VIN1, VIN2 and VIN3
channels.
The slave asserts an acknowledge on SDA.
6. The master sends the second Data Byte 0x20 to the
Command Register. The slave asserts an acknowledge on
SDA.
COMMAND MODE
In command mode, the AD7291 ADC converts on-demand on
either a single channel or a sequence of channels. Writing in the
command register puts the part into command mode. This is
the default mode of operation and allows a conversion to be
automatically selected any time a write operation occurs to the
Command Register. To enter this mode, the required
7. The master sends the result register address (0x01). The
slave asserts an acknowledge on SDA.
8. The master sends the 7-bit slave address followed by the
write bit (high).
combination of channels is written into the command register
(0x00). Following the write operation, the AD7291 must be
addressed again to indicate that a read operation is required.
The read then takes place from the voltage or temperature
conversion result register. For the first conversion to occur the
address pointer written to the AD7291 must points to the
Voltage or Temperature Conversion Result Register. The
conversion is completed while the first four Channel Address
bits are read. The next conversion in the sequence takes place,
once the next read from the result register is initiated. The
acquisition and conversion times combined should take
approximately 3 µs. When in command mode, the part cycles
through the selected channels from the lowest selected channel
in the sequence to the next lowest until all the channels in the
sequence are converted.
9. The slave (AD7291) asserts an acknowledge on SDA.
10. The master receives a data byte, which contains the
channel address bits, and the four MSBs of the converted
result for Channel VIN1. The master then asserts an
acknowledge on SDA.
11. The master receives the second data byte, which contains
the eight LSBs of the converted result for Channel VIN1.
The master then asserts on acknowledge on SDA.
12. Point 10 and Point 11 repeat for Channel VIN2 and
Channel VIN3.
13. Once the master has received the results from all the
selected channels, the slave again converts and outputs
the result for the first channel in the selected sequence.
Point 10 to Point 12 are repeated.
14. Master asserts a no acknowledge on SDA and a stop
condition on SDA to end the conversion and exit
command mode.
To exit the command mode, the master should not acknowledge
the final byte of data. This stops the AD7291 transmitting,
allowing the master to assert a stop condition on the bus. On
the receipt of a STOP condition, the AD7291 stops converting
and enters partial power down mode, but the content of the
command register is preserved. Once the part is readdress and a
read initiated from the Voltage Conversion Register the AD7291
will begin converting on the previously selected sequence of
channels. The conversion sequence will starting converting the
first selected channel in the sequence That is, if Channel 1, 2
and 3 are selected and a STOP condition occurs after Channel
1’s result is read, on resumption of conversions Channel 1 will
be reconverted and the conversion sequence will continue.
To change the conversion sequence, rewrite a new sequence to
the command mode. If a new write to the Command Register is
performed while an existing conversion sequence is underway,
the existing conversion sequence is terminated and the next
conversion performed is the first selected channel from the new
sequence. The maximum throughput that can be achieved using
this mode with a 400 kHz I2C clock is (400 kHz/18) =
22.2 kSPS.
The example in Figure 10 shows the command mode
converting on a sequence of channels including VIN1, VIN2, and
VIN3
Rev. PrC | Page 16 of 21
Preliminary Technical Data
AD7291
Figure 10. Command Mode Operation
through the channel sequence starting with the lowest channel
and working its way up through the sequence. Once the
sequence is complete, the ADC starts converting on the lowest
channel again, continuing to loop through the sequence until
this mode is exited. Once a conversion is completed the
conversion result is compared with the content of the Limit
Registers and Alert Status Registers are automatically updated.
If a violation of the Limit Registers is found the ALERT pin is
asserted with the polarity determined by bit D3 in the
Command Register.
AUTOCYCLE MODE
The AD7291 can be configured to convert continuously on a
programmable sequence of channels making it the ideal mode
of operation for system monitoring. These conversions take
place in the background approximately every 50 µs, and are
transparent to the master. The acquisition, and conversion
times combined for any channel should take approximately 3 µs
Typically, this mode is used to automatically monitor a selection
of channels with either the limit registers programmed to signal
an out-of-range condition via the alert function or the
minimum/maximum recorders tracking the variation over time
of a particular channel. Reads and writes can be performed at
any time (the ADC Result Register 0x01 contains the most
recent conversion result).
If a command mode conversion is required while the autocycle
mode is active, it is necessary to disable the autocycle mode
before proceeding to the command mode. This is achieved by
setting Bit D0 of the command register to 1. When the
command mode conversion is complete, the user can re-enable
Autocycle mode by setting bit D0 to 1 in the command register.
In autocycle mode, the AD7291 does not enter partial power
down on receipt of a STOP condition, hence conversions and
alert monitoring will continue to function.
On power up, this mode is disabled. To enable this mode, write
to Bit D0 in the Command Register (0x00) and select the
desired channels for conversion by writing to the corresponding
channel bits D15 to D7. If more than one channel bit is set in
the configuration register, the ADC automatically cycles
Rev. PrC | Page 17 of 21
AD7291
Preliminary Technical Data
I2C INTERFACE
GENERAL I2C TIMING
communication with a single slave device for the duration of the
transaction.
Figure 11 shows the timing diagram for general read and write
operations using an I2C-compliant interface.
The transaction can be used either to write to a slave device
(data direction bit = 0) or to read data from it (data direction
bit = 1). In the case of a read transaction, it is often necessary
first to write to the slave device (in a separate write transaction)
to tell it from which register to read. Reading and writing
cannot be combined in one transaction.
The I2C bus uses open-drain drivers; therefore, when no device
is driving the bus, both SCL and SDA are high. This is known as
idle state. When the bus is idle, the master initiates a data transfer
by establishing a start condition, defined as a high-to-low
transition on the serial data line (SDA) while the serial clock line
(SCL) remains high. This indicates that a data stream follows. The
master device is responsible for generating the clock.
When the transaction is complete, the master can keep control
of the bus, initiating a new transaction by generating another
start bit (high-to-low transition on SDA while SCL is high). This
is known as a repeated start (Sr). Alternatively, the bus can be
relinquished by releasing the SCL line followed by the SDA line.
This low-to-high transition on SDA while SCL is high is known
as a stop bit (P), and it leaves the I2C bus in its idle state (no
current is consumed by the bus).
Data is sent over the serial bus in groups of nine bits—eight bits
of data from the transmitter followed by an acknowledge bit (ACK)
from the receiver. Data transitions on the SDA line must occur
during the low period of the clock signal and remain stable
during the high period. The receiver should pull the SDA line
low during the acknowledge bit to signal that the preceding byte
has been received correctly. If this is not the case, cancel the
transaction.
The example in Figure 11 shows a simple write transaction with
an AD7291 as the slave device. In this example, the AD7291
register pointer is being set up ready for a future read
transaction.
The first byte that the master sends must consist of a 7-bit slave
address, followed by a data direction bit. Each device on the bus
has a unique slave address; therefore, the first byte sets up
SCL
SDA
R/W
A6
A5
SLAVE ADDRESS BYTE
USER PROGRAMMABLE 5 LSBs
A4
A3
A2
A1
A0
P7
P6
P5
P4
P3
P2
P1
P0
ACK. BY
AD7294
START COND
BY MASTER
ACK. BY STOP BY
AD7294 MASTER
REGISTER ADDRESS
Figure 11. General I2C Timing
Rev. PrC | Page 18 of 21
Preliminary Technical Data
AD7291
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends a register address. The slave asserts an
acknowledge on SDA.
5. The master sends the first data byte (most significant).
6. The slave asserts an acknowledge on SDA.
7. The master sends the second data byte (least significant).
8. The slave asserts an acknowledge on SDA.
9. The master asserts a stop condition on SDA to end the
transaction.
SERIAL BUS ADDRESS BYTE
The first byte the user writes to the device is the slave address
byte. Similar to all I2C-compatible devices, the AD7291 has a
7-bit serial address. The 4 LSBs are user-programmable by the
3 three-state input pins, AS0 and AS1 as shown in Table 29.
In Table 29, H means tie the pin to VDRIVE, L means tie the pin
to GND, and NC refers to a pin left floating. Note that in this
final case, the stray capacitance on the pin must be less than
30 pF to allow correct detection of the floating state; therefore,
any PCB trace must be kept as short as possible.
Writing to Multiple Registers
Writing to multiple address registers consists of the following:
1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the
write bit (low).
Table 29. Slave Address Control Using Three-State Input
Pins
AS1
AS0
Slave Address(A6 to A0)
3. The addressed slave device (AD7291) asserts an
acknowledge on SDA.
4. The master sends a register address, for example the
DATAHIGH CH1 register address. The slave asserts an
acknowledge on SDA.
Binary
Hex
H
H
H
NC
NC
NC
GND
GND
GND
H
010 0000
010 0010
010 0011
010 1000
010 1010
010 1011
010 1100
010 1110
010 1111
0x20
0x22
0x23
0x28
0x2A
0x2B
0x2C
0x2E
0x2F
NC
GND
H
NC
GND
H
5. The master sends the first data byte.
6. The slave asserts an acknowledge on SDA.
7. The master sends the second data byte.
8. The slave asserts an acknowledge on SDA.
9. The master sends a second register address, for example
the Command register. The slave asserts an acknowledge
on SDA.
10. The master sends the first data byte.
11. The slave asserts an acknowledge on SDA.
12. The master sends the second data byte.
13. The slave asserts an acknowledge on SDA.
14. The master asserts a stop condition on SDA to end the
transaction.
NC
GND
INTERFACE PROTOCOL
The AD7291 uses the following I2C protocols.
Writing Two Bytes of Data to a 16-Bit Register
All registers on the AD7921 are 16 bit registers; therefore, two
bytes of data are required to write a value to any one of these
registers. Writing two bytes of data to a registers consists of the
following sequence:
The previous examples detail writing to two registers only (the
DATAHIGH CH1 register and the Command register). However,
the AD7291 can read from multiple registers in one write
operation as shown in Table 12.
1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the
write bit (low).
Figure 12. Writing Two Bytes of Data to a 16-Bit Register
Rev. PrC | Page 19 of 21
AD7291
Preliminary Technical Data
Figure 13. Writing to Multiple Registers
Reading Two Bytes of Data from a 16-Bit Register
3. The addressed slave device asserts an acknowledge
on SDA.
Reading the contents from any of the 16-bit registers is a two
byte read operation, as shown in Figure 12. In this protocol, the
first part of the transaction writes to the register pointer. When
the register address has been set up, any number of reads can be
performed from that particular register without having to write
to the address pointer register again. When the required number
of reads is completed, the master should not acknowledge the final
byte. This tells the slave to stop transmitting, allowing a stop
condition to be asserted by the master. Further reads from this
register can be performed in a future transaction without
having to rewrite to the register pointer.
4. The master receives a data byte.
5. The master asserts an acknowledge on SDA.
6. The master receives a second data byte.
7. The master asserts an acknowledge on SDA.
8. The master receives a data byte.
9. The master asserts an acknowledge on SDA.
10. The master receives a second data byte.
11. The master asserts an acknowledge on SDA.
12. The master receives a data byte.
If a read from a different address is required, the relevant
register address has to be written to the address pointer register,
and again, any number of reads from this register can then be
performed. In the following example, the master device reads
three lots of two-byte data from a slave device, but as many lots
consisting of two-bytes can be read as required. This protocol
assumes that the particular register address has been set up by a
single byte write operation to the address pointer register.
13. The master asserts an acknowledge on SDA.
14. The master receives a second data byte.
15. The master asserts a no acknowledge on SDA to notify the
slave that the data transfer is complete.
1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the
read bit (high).
16. The master asserts a stop condition on SDA to end the
transaction.
...
S
SLAVE ADDRESS
DATA<15:8>
1
A
DATA<15:8>
A
DATA<7:0>
A
DATA<15:8>
A
DATA<7:0>
A
...
DATA<7:0>
S = START CONDITION
A
A
P
FROM MASTER TO SLAVE
SR = REPEATED START
P = STOP CONDITION
A = ACKNOWLEDGE
FROM SLAVE TO MASTER
A = NOT ACKNOWLEDGE
Figure 14. Reading Three Lots of Two Bytes of Data from the Conversion Result Register
Rev. PrC | Page 20 of 21
Preliminary Technical Data
OUTLINE DIMENSIONS
AD7291
4.10
0.30
0.25
0.18
4.00 SQ
3.90
PIN 1
PIN 1
INDICATOR
INDICATOR
16
15
20
0.50
BSC
1
EXPOSED
PAD
2.75
2.60 SQ
2.35
11
5
6
10
0.50
0.40
0.30
0.25 MIN
TOP VIEW
BOTTOM VIEW
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
0.80
0.75
0.70
0.05 MAX
0.02 NOM
COPLANARITY
0.08
SECTION OF THIS DATA SHEET.
SEATING
PLANE
0.20 REF
COMPLIANT TO JEDEC STANDARDS MO-220-WGGD.
Figure 15. 20 Lead Lead Frame Chip Scale Package [LFCSP_WQ]
4 x 4 mm Body, Very Very Thin Quad
(CP-20-8)
Dimensions shown in millimeters
ORDERING GUIDE
Model
Temperature Range
−40°C to +125°C
−40°C to +125°C
Package Description
Package Option
CP-20-8
AD7291BCPZ
AD7291BCPZ-RL7
20 Lead - Lead Frame Chip Scale package
20 Lead - Lead Frame Chip Scale package
CP-20-8
©2009 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
PR08729-0-11/09(PrC)
Rev. PrC | Page 21 of 21
相关型号：
AD7293BCPZ
12-Bit Power Amplifier Current Controller with ADC, DACs, Temperature and Current Sensors
ADI
AD7294
12-Bit, Multichannel, DAC/ADC Temperature Sensor and Current Sense for Monitor and Control Applications
ADI
AD7294-2BSUZ-RL
12-Bit Monitor and Control System with Multichannel ADC, DACs, Temperature Sensor, and Current Sense
ADI
©2020 ICPDF网 联系我们和版权申明