WM8181 [WOLFSON]
12-bit 2MSPS Serial Output CIS/CCD Digitiser; 12位2MSPS串行输出CIS / CCD数字转换器
| 型号： | WM8181 |
| 厂家： | 
WOLFSON MICROELECTRONICS PLC |
| 描述： | 12-bit 2MSPS Serial Output CIS/CCD Digitiser |
| 文件： | 总14页 (文件大小：151K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
WM8181
12-bit 2MSPS Serial Output CIS/CCD Digitiser
Advanced Information, January 2000, Rev 3.0
DESCRIPTION
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
12-bit 2MSPS ADC
No missing codes
Serial output
Simple clocking
Internal or external ADC reference range control
Accepts positive or negative video
Rail to rail input range
Reset-level clamp switch
3.3V or 5V single supplies
5V/3.3V dual supplies
The WM8181 is a 12-bit resolution, 2MSPS single channel
image digitiser which is designed for easy interface to either
CIS or CCD linear image sensors. Data is output in serial
mode. The applied clock frequency (MCLK) equals the bit
rate of the data output. The sample rate of the WM8181 can
be either 1/12th or 1/16th of the applied master clock
frequency.
The device can be configured for either single-ended or
differential input operation. In single ended input mode, a
reset clamp voltage can be applied to the analogue signal,
under the control of a digital signal at the CLAMP pin. The
WM8181 will accept either positive or negative-going video
signals at any voltage between AGND and AVDD. The ADC
references are internally generated. The range of these
references may be derived internally using a bandgap
generator or externally using the VREFIN pin.
23mA supply current
16-pin wide body SOIC package
APPLICATIONS
•
•
•
•
•
USB bus powered scanners
Flatbed scanners
Sheetfeed scanners
Contact image sensors (CIS)
Linear CCDs
The WM8181 is powered from either 3.3V or 5V single
supplies. The device may also be powered from split 5V
and 3.3V dual supplies. Typically, the WM8181 consumes
23mA supply current in normal operation. When the device
is powered down, the supply current falls to less than 1µA.
The WM8181 is available in a 16-pin wide-body SOIC
package.
BLOCK DIAGRAM
AVDD
(16)
VSMP
(12)
MCLK
(13)
TIMING AND
POWER DOWN CONTROL
PD
WM8181
(15) DVDD
(14) DOUT
(10) DGND
VINP (4)
PARALLEL
TO
SERIAL
SAMPLE/
HOLD
ADC
12
VINM (5)
CLAMP (11)
0.8*VDD
+
-
x1
VREFIN (3)
VRT/VRB
1.5V
BAND-
GAP
GENERATOR
(1)
(2)
(7)
(6)
AGND1 AGND2
VRT
VRB
WOLFSON MICROELECTRONICS LTD
Advanced Information data sheets contain
preliminary data on new products in the
preproduction phase of development.
Supplementary data will be published at a
later date.
Lutton Court, Bernard Terrace, Edinburgh, EH8 9NX, UK
Tel: +44 (0) 131 667 9386
Fax: +44 (0) 131 667 5176
Email: sales@wolfson.co.uk
http://www.wolfson.co.uk
2000 Wolfson Microelectronics Ltd
.
WM8181
Advanced Information
PIN CONFIGURATION
ORDERING INFORMATION
DEVICE
TEMP. RANGE
PACKAGE
16-pin SOIC wide
body
XWM8181CDW
0 to 70oC
AGND1
1
2
3
4
16
15
14
13
AVDD
AGND2
VREFIN
DVDD
DOUT
VINP
MCLK
VINM
VRB
5
6
12
11
VSMP
CLAMP
VRT
NC
7
10
9
DGND
NC
8
PIN DESCRIPTION
PIN
1
NAME
AGND1
AGND2
VREFIN
VINP
TYPE
Ground
DESCRIPTION
General analogue ground (0V).
Reference analogue ground (0V).
2
Ground
3
Analogue input
Analogue input
Analogue input
Analogue output
Allows external control of the ADC references.
4
Positive video input
Negative video input
Usually one of VINP or VINM will be an externally
applied d.c. bias, the other will be a signal voltage.
5
VINM
6
VRB
Lower reference voltage. This pin must be connected to AGND and VRT via
decoupling capacitors. See Recommended External Components section for details.
7
VRT
Analogue output
Upper reference voltage. This pin must be connected to AGND and VRB via
decoupling capacitors. See Recommended External Components section for details.
8
NC
NC
No internal connection
9
No internal connection
10
11
12
DGND
CLAMP
VSMP
Ground
Digital ground (0V).
Digital input
Digital input
Connects VINP and VINM together, active high.
Video sample synchronisation pulse, at input pixel rate. Sampled on rising edge of
MCLK. See Operational Timing Diagrams for details.
13
14
15
16
MCLK
DOUT
DVDD
AVDD
Digital input
Digital output
Supply
Master clock. This clock can be applied at either 12 or 16 times the input pixel rate.
ADC serial data output, changes on falling edge of MCLK.
Digital supply (3.3V, 5V).
Supply
Analogue supply (3.3V, 5V).
POSSIBLE POWER SUPPLY COMBINATIONS
COMBINATION
AVDD (VOLTS)
DVDD (VOLTS)
1
2
3
5
3.3
5
5
3.3
3.3
AI Rev 3.0 January 2000
2
WOLFSON MICROELECTRONICS LTD
Advanced Information
WM8181
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at
or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical
Characteristics at the test conditions specified.
ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage
of this device.
CONDITION
MIN
MAX
Digital supply voltage: DVDD
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND + 7V
Analogue supply voltage: AVDD
GND + 7V
Digital ground: DGND. Analogue ground: AGND1, AGND2
Digital inputs: MCLK, VSMP, CLAMP
Digital outputs: DOUT
GND + 0.3V
DVDD + 0.3V
DVDD + 0.3V
AVDD + 0.3V
AVDD + 0.3V
Analogue inputs: VINM, VINP, VREFIN
Reference pins: VRT, VRB
Operating temperature range: TA
0oC
-65oC
+70oC
+150oC
+240oC
+183oC
Storage temperature
Package body temperature (soldering 10 seconds)
Package body temperature (soldering 2 minutes)
Notes: 1. GND denotes the voltage of any ground pin.
2. AGND and DGND pins are intended to be operated at the same potential. Differential voltages between these pins will
degrade performance.
RECOMMENDED OPERATING CONDITIONS
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Operating temperature range
Analogue supply voltage (5V)
Analogue supply voltage (3.3V)
TA
0
70
5.5
°C
V
AVDD
AVDD
DVDD
4.5
5.0
3.3
3.3
2.97
2.97
3.63
AVDD
V
Digital input and output
supply voltage
V
AI Rev 3.0 January 2000
3
WOLFSON MICROELECTRONICS LTD
WM8181
Advanced Information
ELECTRICAL CHARACTERISTICS
TEST CHARACTERISTICS
AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V, TA = 0 to 70°C, MCLK = 24MHz
unless otherwise stated.
PARAMETER
SYMBOL
TEST
MIN
TYP
MAX
UNIT
CONDITIONS
ANALOGUE SPECIFICATION
12-bit ADC including Sample and Hold. No Missing Codes Guaranteed.
Maximum sample rate
MCLK:VSMP ratio = 12:1
2
MSPS
V
Input signal voltage for
ADC full-scale (internal
reference control)
VINP-VINM
VINP-VINM
VINP-VINM
VINP-VINM
1.5
Input signal voltage for
ADC full-scale (external
reference control)
VREFIN
V
V
V
Input signal voltage for
ADC zero-scale (internal
reference control)
0
0
Input signal voltage for
ADC zero-scale (external
reference control)
Differential non-linearity
Integral non-linearity
DNL
INL
0.5
1.5
LSB
LSB
Analogue Inputs
Input voltage limits
VINP, VINM
0
AVDD
V
References: VRT, VRB
VRT (internal reference control)
AVDD = 5V
AVDD = 3.3V
AVDD = 5V
AVDD = 3.3V
AVDD = 5V
2.85
1.70
1.35
0.95
V
V
V
V
V
VRB (internal reference control)
VRT (external reference control)
2.10 +
VREFIN/2
AVDD = 3.3V
AVDD = 5V
AVDD = 3.3V
Power down
1.35 +
VREFIN/4
V
V
VRB (external reference control)
2.10 -
VREFIN/2
1.35 -
VREFIN/4
VRT, VRB output leakage
Clamp
<1
µA
VINM to VINP leakage
VINM to VINP resistance
CLAMP low
<1
50
µA
CLAMP high, AVDD = 3.3V
VINP = VINM = 2V
Ω
VINM to VINP resistance
CLAMP high, AVDD = 5V
VINP = VINM = 1.4V
30
Ω
AI Rev 3.0 January 2000
4
WOLFSON MICROELECTRONICS LTD
Advanced Information
WM8181
TEST CHARACTERISTICS
AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V, TA = 0 to 70°C, MCLK = 24MHz
unless otherwise stated.
PARAMETER
SYMBOL
TEST
MIN
TYP
MAX
UNIT
CONDITIONS
DIGITAL SPECIFICATION
Digital Inputs
High level input voltage
Low level input voltage
High level input current
Low level input current
Input capacitance
VIH
VIL
0.8 DVDD
V
0.2 DVDD
V
<1
<1
5
µA
µA
pF
Digital Outputs
High level output voltage
Low level output voltage
High impedance output current
I
OH = 1mA
DVDD - 0.5
V
V
I
OL = -1mA
0.5
<1
µA
OVERALL SYSTEM SPECIFICATION
Supply Currents
Total analogue supply current –
active
AVDD = DVDD = 5V
AVDD = DVDD = 3.3V
AVDD = DVDD = 5V
AVDD = DVDD = 3.3V
AVDD = DVDD = 5V
AVDD = DVDD = 3.3V
21
19
2
mA
mA
mA
mA
µA
Total digital supply current –
active
1
Supply current – disabled
<1
<1
µA
tPER
tMCLKH tMCLKL
MCLK
VSMP
DOUT
tVSMPH
tVSMPSU
SAMPLE n
tPD
n-2 D[11]
n-2 D[10]
n-2 D[9]
Figure 1 Clock Inputs and Data Output
TEST CHARACTERISTICS
AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V, TA = 0 to 70°C, MCLK = 24MHz
unless otherwise stated.
PARAMETER
Maximum MCLK period
MCLK high
SYMBOL
tPER
TEST CONDITIONS
MIN
41.7
16
TYP
MAX
UNIT
ns
tMCLKH
tMCLKL
tVSMPSU
tVSMPH
tPD
ns
MCLK low
16
ns
VSMP data set-up time
VSMP data hold time
10
ns
10
ns
MCLK to DOUT
propagation delay
AVDD = DVDD = 5V
AVDD = DVDD = 3.3V
10
15
ns
MCLK to DOUT
tPD
ns
propagation delay
Note: Parameters are measured at 50% of the rising/falling edge.
AI Rev 3.0 January 2000
5
WOLFSON MICROELECTRONICS LTD
WM8181
Advanced Information
DON'T CARE
MCLK
tPZD
64 MCLK Rising Edges
VSMP
DOUT
tPZE
tPD
Hi-Z
Hi-Z
Figure 2 Power Down/Power Up
TEST CHARACTERISTICS
AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V, TA = 0 to 70°C, MCLK = 24MHz
unless otherwise stated.
PARAMETER
VSMP to DOUT enabled
VSMP to DOUT enabled
MCLK to DOUT disabled
MCLK to DOUT disabled
SYMBOL
tPZE
TEST CONDITIONS
AVDD = DVDD = 3.3V
AVDD = DVDD = 3.3V
MIN
TYP
10
MAX
UNIT
ns
tPZE
10
ns
tPZD
10
ns
tPZD
10
ns
MCLK to DOUT
tPD
10
ns
propagation delay
MCLK to DOUT
tPD
AVDD = DVDD = 3.3V
15
ns
propagation delay
Note: Parameters are measured at 50% of the rising/falling edge.
MCLK
VSMP
INPUT
tVSU
tVH
VIDEO
(CCD)
VIDEO
(CIS)
Figure 3 Input Video Timing
TEST CHARACTERISTICS
AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V, TA = 0 to 70°C, MCLK = 24MHz
unless otherwise stated.
PARAMETER
Input video set-up time
Input video hold time
SYMBOL
tVSU
TEST CONDITIONS
MIN
TYP
10
MAX
UNIT
ns
tVH
20
ns
Notes: 1. tVSU and tRSU denote the set-up time required from when the input video signal has settled.
2. Parameters are measured at 50% of the rising/falling edge.
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 January 2000
6
Advanced Information
WM8181
DEVICE DESCRIPTION
INTRODUCTION
The WM8181 is a serial output ADC that is designed to digitise analogue signals directly from CIS
and CCD sensors. The reset or reference level and video level from the sensor outputs are sampled
using an internal Sample and Hold circuit with an optional black level Clamp. The difference between
the sampled levels is passed onto a pipeline ADC with internally generated references where it is
converted into a 12-bit digital output. Please refer to the block diagram shown on page 1.
GENERAL OPERATION
SAMPLE AND HOLD
The WM8181 Sample and Hold samples signals from the VINP and VINM inputs. VINM and VINP
are connected to the sensor video output and a black level reference. No external buffering is
required as long as the input signals have settled before the samples are taken. The black level
reference can be provided by either the sensor or a separate circuit. Both inputs are sampled
simultaneously and the difference is passed on to the ADC to be converted.
For positive-going sensor outputs, VINP is used to input the video signal and VINM is used as the
black level reference. For negative-going sensor outputs, VINM is used as the video input and VINP
is used as the black level reference.
CLAMP
For a.c. (capacitively) coupled CCD signals, VINP and VINM may be connected together via the
optional internal clamp switch, which is controlled by the CLAMP pin. The switch is closed during the
reset period of the sensor output and open during the video period, allowing reset level clamping to
be performed. This ensures that the input signal is maintained within the input voltage limits of the
device, and that the true value of the video signal is processed.
ADC
The ADC converts the differential output from the Sample and Hold into 12-bit digital data ensuring
no missing codes in the final digitised output. The 12-bit parallel output from the ADC is transformed
into serial format, which is available to the user at the DOUT pin, MSB first.
REFERENCES
The WM8181 has internally generated references, which are controlled via the VREFIN pin. These
references are used to set the upper (VRT) and lower limits (VRB) of the ADC range and the full-
scale input range (VINP – VINM) of the device.
If VREFIN is tied to AVDD, the internal bandgap generator is used to determine the full-scale range.
If VREFIN is not tied to AVDD, the full-scale range is determined by the voltage on the VREFIN pin.
This is shown in Table 1. The ADC reference voltages, VRT and VRB, are driven onto the VRT and
VRB pins by internal amplifiers in the WM8181. Only external decoupling capacitors are required for
the VRT and VRB pins.
SUPPLY (V)
VREFIN (V)
REFERENCE
CONTROL
INPUT VOLTAGE
(VINP-VINM) FOR
ZERO (0) OUTPUT
CODE
INPUT VOLTAGE (VINP-
VINM) FOR FULL-SCALE
(+4095) OUTPUT CODE
5
AVDD
0.5 - 2
Internal
External
Internal
External
0
0
0
0
1.5
5
VREFIN
1.5
3.3
3.3
AVDD
0.75 – 1.5
VREFIN
Table 1 VREFIN and ADC Input Voltage Requirements for Internal and External
Reference Control
AI Rev 3.0 January 2000
WOLFSON MICROELECTRONICS LTD
7
WM8181
Advanced Information
OVERALL TIMING
The WM8181 input sampling, conversion and data output is controlled by externally applied MCLK
and VSMP clocks. Please refer to the Operational Timing Diagrams (Figures 4 and 5) shown at the
end of this section.
12:1 MCLK: VSMP RATIO OPERATION
MCLK can run at speeds of up to 24MHz. VSMP is a pulse one MCLK period long, with 12 times the
period of MCLK. VSMP must cover one rising edge of MCLK.
If VSMP is high for more than one MCLK rising edge, the last MCLK rising edge that is covered is
defined as the starting point and the video signal will be sampled on the next rising edge of MCLK.
Output data being processed at this time may be corrupted.
VSMP should be held low for 11 MCLK rising edges, then pulsed high for the 12th MCLK rising edge
to produce an MCLK:VSMP ratio of 12:1. If VSMP is held low for less than 11 MCLK rising edges,
the device will reset to the starting point and the video signal will be sampled on the next rising edge
of MCLK. Output data being processed during this time may be corrupted.
16:1 MCLK: VSMP RATIO OPERATION
The WM8181 can also operate with an MCLK:VSMP ratio of 16:1. Video signal sampling is
performed in the same manner as in 12:1 operation except that the device will wait an extra four
MCLK periods for the next VSMP pulse to go low before sampling the video signal.
DEVICE LATENCY
For 12:1 operation, the WM8181 will start to output valid data MSB first on the falling edge of MCLK
24.5 MCLK periods after the sampling instant (first rising edge of MCLK after VSMP goes low) for
that pixel. The device continues to output the data on the next 11 falling edges of MCLK
For 16:1 operation, the output latency increases to 32.5 MCLK periods after the sampling instant.
Data is output MSB first on this falling edge of MCLK, and continues over the next 11 falling edges of
MCLK. The four bits between the end of one output and the start of the next will be 0.
POWER DOWN
If VSMP is held high for 64 MCLK rising edges, the device will power down, causing DOUT, VRT,
and VRB to change into a high impedance state. The device will start powering up immediately on
VSMP going low, however VRT and VRB will take some time to recover and settle, depending on
how their voltages have decayed during power down and the decoupling capacitors used. Typically
for 1µF decoupling capacitors the amount of time taken for VRT and VRB to recover may be up to
10ms. If 0.1µF capacitors are used, this time will decrease to typically 1ms.
OPERATIONAL TIMING DIAGRAMS
Video Pixel 0
Reset
Video Pixel 1
Reset
Video Pixel 2
Reset
Video Pixel 3
CCD
Outputs
MCLK
VSMP
S/H
LATENCY = 24.5 MCLK PERIODS
D11
→
D0
PIXEL - 2
D11
→
D0
PIXEL - 1
D11
→
D0
PIXEL 0
DOUT
Figure 4 12:1 Operation
AI Rev 3.0 January 2000
8
WOLFSON MICROELECTRONICS LTD
Advanced Information
WM8181
Video Pixel 0
Reset
Video Pixel 1
Reset
Video Pixel 2
Reset
Video Pixel 3
CCD
Outputs
MCLK
VSMP
S/H
LATENCY = 32.5 MCLK PERIODS
D11
→
D0
PIXEL - 2
0000
D11
→
D0
PIXEL - 1
0000
D11
→
D0
PIXEL 0
0000
DOUT
Figure 5 16:1 Operation
APPLICATIONS RECOMMENDATIONS
INTRODUCTION
The WM8181 is a mixed signal device, therefore careful PCB layout is required. The following
section contains PCB layout guidelines, which are recommended for optimal performance from the
WM8181, and some typical application circuits.
PCB LAYOUT
1) Use separate analogue and digital power and ground planes. The analogue and digital ground
planes should be connected as close as possible to, or underneath, the WM8181.
2) Place all supply decoupling capacitors as close as possible to their respective supply pins and
provide a low impedance path from the capacitors to the appropriate ground.
3) Avoid noise on AGND pins 1 and 2.
4) Avoid noise on reference pins VRT and VRB. Place the decoupling capacitors as close as
possible to these pins and provide a low impedance path from the capacitors to analogue
ground.
5) When VREFIN is used as an external reference control, any noise on VREFIN will degrade the
performance of the ADC. In this case, VREFIN must be carefully de-coupled to AGND.
6) Minimise load capacitance on digital output DOUT. Capacitive loads of greater than 20pF will
degrade performance. Use buffers if necessary and keep tracks short.
TYPICAL APPLICATIONS
The WM8181 is intended for colour scanner applications using a line-by-line architecture and
monochrome scanners, as used in fax machines.
The low pincount and simple digital interface gives the scanner designer the opportunity to place the
ADC near to the sensor. This allows the video information to be converted into the digital domain as
early as possible in the signal chain and minimises analogue noise problems. In the typical
architecture of a flatbed scanner, this means that only power and digital signals appear on the ribbon
minimising crosstalk between the digital clocks and analogue video signals. Care must be taken to
avoid any increase in EMI generated by the higher clock rates on the ribbon cable.
CIS SCANNER
The WM8181 is ideal for use in CIS based scanners where the video output is supplied on a single
output pin. This is true of the majority of colour CIS and all monochrome CIS.
In general, CIS devices provide a video output that becomes more positive for more illumination. This
situation corresponds to the d.c. Coupled Positive Video diagram, Figure 6. The value of the black
reference voltage should be set to be slightly less than the black level output from the CIS to ensure
that the black never saturates.
AI Rev 3.0 January 2000
WOLFSON MICROELECTRONICS LTD
9
WM8181
Advanced Information
VOUT
VINP
MCLK
VSMP
CIS
SENSOR
SYSTEM
ASIC
WM8181
DOUT
BLACK
REFERENCE
LEVEL
VINM
CLAMP
VRT VRB
VREFIN
EXACT CIRCUITRY
MAY VARY
DEPENDING ON
SENSOR USED
SET VOLTAGE TO MATCH VPP FROM
SENSOR OR TIE TO AVDD TO SET
FULL-SCALE INPUT TO 1.5V
Figure 6 d.c. Coupled Positive Video
Some of the newer CIS devices have a reference voltage that corresponds closely to the black level.
In most cases this reference voltage cannot be applied directly to the VINM pin because the black
video output can go below this value and will be outside the range of the ADC. To overcome this,
VINM should be driven from a voltage that is slightly more negative than the CIS reference voltage.
This is shown in Figure 7. The input current to VINM is small but care should be taken to ensure that
R2 and R3 do not load the CIS reference circuit.
VOUT
VINP
MCLK
CIS
SENSOR
VSMP
SYSTEM
ASIC
WM8181
VREF
DOUT
VINM
CLAMP
VRT VRB
VREFIN
EXACT CIRCUITRY
MAY VARY
DEPENDING ON
SENSOR USED
SET VOLTAGE TO MATCH VPP FROM
SENSOR OR TIE TO AVDD TO SET
FULL-SCALE INPUT TO 1.5V
Figure 7 CIS with Reference Voltage
AI Rev 3.0 January 2000
10
WOLFSON MICROELECTRONICS LTD
Advanced Information
WM8181
CCD SCANNER
The differential nature of the WM8181 allows it to interface as easily to CCD sensors as to CIS. The
negative going video simply requires that the VINP and VINM pins are swapped over so that the
video signal is applied to VINM and the reference voltage is applied to VINP. The d.c. level of the
CCD output must lie within the input limits of the WM8181. A level shifter may be required to ensure
this. See Figure 8.
LEVEL SHIFT
WM8181
DEPENDENT ON
VOUT DC LEVEL
BLACK
REFERENCE
LEVEL
MCLK
VSMP
DOUT
VINP
SYSTEM
ASIC
VOUT
LEVEL
SHIFT
VINM
CLAMP
VRT VRB
CCD
SENSOR
VREFIN
SET VOLTAGE TO MATCH
VPP FROM SENSOR.
Figure 8 d.c. Coupled Negative Video
USING THE INTERNAL CLAMP
When using a CCD it is recommended that the designer use a.c. (capacitive) coupling between the
CCD output buffer and the input to the WM8181, shown in Figure 9. A CCD sensor has a negative
going video signal superimposed on a d.c. voltage of around 6V. The series capacitor between the
CCD buffer and the input to the WM8181 removes this large d.c. voltage while still allowing the video
signal through.
WM8181
4.7k
MCLK
VSMP
DOUT
VINP
4.7k
220n
SYSTEM
ASIC
VOUT
200p
VINM
CLAMP
VRT VRB
VREFIN
CCD
SENSOR
SET VOLTAGE TO MATCH
VPP FROM SENSOR.
Figure 9 a.c. Coupled Negative Video
AI Rev 3.0 January 2000
WOLFSON MICROELECTRONICS LTD
11
WM8181
Advanced Information
During the reset period of the video waveform the user applies a logic high signal to the CLAMP pin,
connecting the VINP pin to the VINM pin. This is illustrated in Figure 10. This has the effect of
charging, or discharging, the VINM side of the coupling capacitor to the black reference voltage
applied to VINP. When the CLAMP pin is taken low again the voltage across the capacitor will stay at
a fixed value and the input to the WM8181 will follow the output from the CCD. The WM8181
therefore converts the true value of the video signal, VRS – VVS
.
VRS
VIDEO
SIG NAL
VVS
CLAM P
OPEN
CLO SED
OPEN
CLO SED
OPEN
CLO SED
SW ITCH
CLAM P
Figure 10 Clamp Switch Operation.
ADJUSTING THE ADC INPUT RANGE
The WM8181 normally uses an internal bandgap reference to generate the ADC reference voltages.
With the recommended decoupling on the VRT and VRB pins, this ensures that the ADC receives
the cleanest reference voltages and thus achieves the optimum performance. The full scale input
range of the ADC is fixed in this mode to be 1.5V and is largely independent of supply voltage
variations. VREFIN should be connected to AVDD in this case.
It is possible to adjust the input range of the ADC by applying an externally generated voltage to the
VREFIN pin. The value of the ADC references and the corresponding input range of the ADC can be
determined from Table 1 in the Device Description section of this datasheet. Care must be taken to
avoid any noise on the VREFIN pin, as any noise on this pin with respect to AGND will degrade the
performance of the WM8181.
AI Rev 3.0 January 2000
12
WOLFSON MICROELECTRONICS LTD
Advanced Information
WM8181
RECOMMENDED EXTERNAL COMPONENTS
DVDD
AVDD
15
16
DVDD
AVDD
C1
C2
10
1
2
D G N D
AGND1
AGND2
DVDD
+
AVDD
+
4
VINP
Video
Inputs
5
VINM
C7
C8
WM8181
Clamp
Control
11
D G N D
A G N D
CLAMP
13
12
14
MCLK
VSMP
DOUT
Output Data
Timing
Signals
7
6
VRT
VRB
Reference
Control
3
VREFIN
C3
C 4
References
NOTES: 1. C1 to C6 should be fitted as close to
WM8181 as possible.
C5
C6
2. AGND and DGND should be connected
as close to WM8181 as possible.
A G N D
Figure 6 Recommended External Components Diagram
COMPONENT
REFERENCE
SUGGESTED
VALUE
DESCRIPTION
C1
C2
C3
C4
C5
C6
C7
C8
0.1µF
0.1µF
0.1µF
1µF
Decoupling for DVDD.
Decoupling for AVDD.
High frequency decoupling between VRT and VRB.
Low frequency decoupling between VRT and VRB (non-polarised, optional).
Decoupling for VRB.
0.1µF
0.1µF
10µF
10µF
Decoupling for VRT.
Reservoir capacitor for DVDD.
Reservoir capacitor for AVDD.
Table 2 External Components Description
AI Rev 3.0 January 2000
WOLFSON MICROELECTRONICS LTD
13
WM8181
Advanced Information
PACKAGE DIMENSIONS
DM019.A
DW: 16 PIN SOICW 7.5mm (0.3") Wide Body, 1.27mm Lead Pitch
e
B
16
9
E
H
L
1
8
D
h x 45o
A1
SEATING PLANE
-C-
α
A
C
0.10 (0.004)
Dimensions
(mm)
Dimensions
(Inches)
Symbols
MIN
MAX
2.65
0.30
0.51
0.32
10.50
MIN
MAX
A
A1
B
C
D
e
2.35
0.10
0.33
0.23
10.10
0.0926
0.0040
0.0130
0.0091
0.3465
0.1043
0.0118
0.0200
0.0125
0.3622
1.27 BSC
0.0500 BSC
E
h
H
L
7.40
0.25
10.00
0.40
0o
7.60
0.75
10.65
1.27
8o
0.2914
0.0100
0.3940
0.0160
0o
0.2992
0.0290
0.4190
0.0500
8o
α
REF:
JEDEC.95, MS-013
NOTES:
A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS (INCHES).
B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM (0.010IN).
D. MEETS JEDEC.95 MS-013, VARIATION = AA. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.
AI Rev 3.0 January 2000
14
WOLFSON MICROELECTRONICS LTD
相关型号：
©2020 ICPDF网 联系我们和版权申明