SIE812DF [VISHAY]
N-Channel 40-V (D-S) MOSFET; N通道40 -V (D -S )的MOSFET![SIE812DF](http://pdffile.icpdf.com/pdf1/p00108/img/icpdf/SIE812DF_583820_icpdf.jpg)
型号: | SIE812DF |
厂家: | ![]() |
描述: | N-Channel 40-V (D-S) MOSFET |
文件: | 总3页 (文件大小:246K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
SPICE Device Model SiE812DF
Vishay Siliconix
N-Channel 40-V (D-S) MOSFET
CHARACTERISTICS
• N-Channel Vertical DMOS
• Macro Model (Subcircuit Model)
• Level 3 MOS
• Apply for both Linear and Switching Application
• Accurate over the −55 to 125°C Temperature Range
• Model the Gate Charge, Transient, and Diode Reverse Recovery
Characteristics
DESCRIPTION
The attached spice model describes the typical electrical
characteristics of the n-channel vertical DMOS. The subcircuit
model is extracted and optimized over the −55 to 125°C
temperature ranges under the pulsed 0-V to 10-V gate drive. The
saturated output impedance is best fit at the gate bias near the
threshold voltage.
A novel gate-to-drain feedback capacitance network is used to model
the gate charge characteristics while avoiding convergence difficulties
of the switched Cgd model. All model parameter values are optimized
to provide a best fit to the measured electrical data and are not
intended as an exact physical interpretation of the device.
SUBCIRCUIT MODEL SCHEMATIC
This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate
data sheet of the same number for guaranteed specification limits.
www.vishay.com
Document Number: 74219
S-62042Rev. A, 16-Oct-06
1
SPICE Device Model SiE812DF
Vishay Siliconix
SPECIFICATIONS (TJ = 25°C UNLESS OTHERWISE NOTED)
Simulated
Data
Measured
Data
Parameter
Symbol
Test Condition
Unit
Static
Gate Threshold Voltage
On-State Drain Currenta
VGS(th)
ID(on)
1.2
V
A
V
DS = VGS, ID = 250 µA
VDS = 10 V, VGS = 10 V
VGS = 10 V, ID = 25 A
211
0.0022
0.0027
114
0.0022
0.0028
154
Drain-Source On-State Resistancea
rDS(on)
Ω
V
GS = 4.5 V, ID = 25 A
Forward Transconductancea
Forward Voltagea
gfs
VDS = 20 V, ID = 25 A
IS = 10 A
S
V
VSD
0.77
0.80
Dynamicb
Input Capacitance
Ciss
Coss
Crss
7360
822
296
114
57
8300
800
360
111
52
V
DS = 20 V, VGS = 0 V, f = 1 MHz
pF
nC
Output Capacitance
Reverse Transfer Capacitance
VDS = 20V, VGS = 10 V, ID = 25 A
Total Gate Charge
Qg
VDS = 20 V, VGS = 4.5 V, ID = 25 A
Gate-Source Charge
Gate-Drain Charge
Qgs
Qgd
25
25
15
15
Notes
a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2%.
b. Guaranteed by design, not subject to production testing.
www.vishay.com
Document Number: 74219
S-62042Rev. A, 16-Oct-06
2
SPICE Device Model SiE812DF
Vishay Siliconix
COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)
www.vishay.com
Document Number: 74219
S-62042Rev. A, 16-Oct-06
3
相关型号:
©2020 ICPDF网 联系我们和版权申明