SNJ54HC590AWR [TI]
HC/UH SERIES, ASYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, CDFP16, CERAMIC, DFP-16;
| 型号： | SNJ54HC590AWR |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | HC/UH SERIES, ASYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, CDFP16, CERAMIC, DFP-16 CD 输出元件 逻辑集成电路 触发器 |
| 文件： | 总24页 (文件大小：950K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ꢀꢁ ꢂꢃ ꢄꢅ ꢂ ꢆꢇ ꢈ ꢉ ꢀꢁꢊ ꢃꢄ ꢅꢂ ꢆꢇ ꢈ
ꢋ ꢌꢍꢎ ꢏ ꢍꢎ ꢁꢈꢐꢑ ꢅ ꢒꢓ ꢁ ꢏꢔ ꢐꢀ
ꢕ ꢎꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒ ꢓꢏ ꢗꢓꢏ ꢐꢔꢘ ꢎ ꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
D
D
2-V to 6-V V
Operation
D
D
D
D
6-mA Output Drive at 5 V
Low Input Current of 1 µA Max
8-Bit Counter With Register
Counter Has Direct Clear
CC
High-Current 3-State Parallel Register
Outputs Can Drive Up To 15 LSTTL Loads
D
Low Power Consumption, 80-µA Max I
Typical t = 14 ns
pd
CC
D
SN54HC590A . . . J OR W PACKAGE
SN74HC590A . . . D, DW, OR N PACKAGE
(TOP VIEW)
SN54HC590A . . . FK PACKAGE
(TOP VIEW)
Q
Q
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
B
3
2
1
20 19
18
Q
C
D
A
Q
OE
RCLK
NC
CCKEN
CCLK
4
5
6
7
8
D
Q
OE
Q
17
16
15
14
E
Q
RCLK
E
NC
Q
12 CCKEN
F
Q
F
11
10
9
Q
CCLK
CCLR
RCO
G
Q
G
Q
9 10 11 12 13
H
GND
NC − No internal connection
description/ordering information
The ’HC590A devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register
has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary
counter features direct clear (CCLR) and count-enable (CCKEN) inputs. A ripple-carry output (RCO) is provided
for cascading. Expansion is accomplished easily for two stages by connecting RCO of the first stage to CCKEN
of the second stage. Cascading for larger count chains can be accomplished by connecting RCO of each stage
to the counter clock (CCLK) input of the following stage.
CCLK and the register clock (RCLK) inputs are positive-edge triggered. If both clocks are connected together,
the counter state always is one count ahead of the register. Internal circuitry prevents clocking from the clock
enable.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP − N
SOIC − D
Tube of 25
Tube of 40
Reel of 2500
Reel of 250
Tube of 40
Reel of 2000
Tube of 25
Tube of 150
Tube of 55
SN74HC590AN
SN74HC590AD
SN74HC590ADR
SN74HC590ADT
SN74HC590ADW
SN74HC590ADWR
SNJ54HC590AJ
SNJ54HC590AW
SNJ54HC590AFK
SN74HC590AN
HC590A
−40°C to 85°C
SOIC − DW
HC590A
CDIP − J
CFP − W
LCCC - FK
SNJ54HC590AJ
SNJ54HC590AW
SNJ54HC590AFK
−55°C to 125°C
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢗ
ꢗ
ꢐ
ꢒ
ꢩ
ꢙ
ꢤ
ꢠ
ꢓ
ꢅ
ꢢ
ꢏ
ꢣ
ꢭ
ꢎ
ꢝ
ꢒ
ꢛ
ꢞ
ꢁ
ꢜ
ꢙ
ꢈ
ꢏ
ꢈ
ꢚ
ꢛ
ꢥ
ꢤ
ꢜ
ꢝ
ꢣ
ꢣ
ꢞ
ꢟ
ꢠ
ꢠ
ꢛ
ꢡ
ꢡ
ꢚ
ꢚ
ꢦ
ꢝ
ꢝ
ꢞ
ꢛ
ꢛ
ꢝ
ꢚ
ꢢ
ꢢ
ꢦ
ꢢ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢥ
ꢛ
ꢡ
ꢠ
ꢟ
ꢢ
ꢢ
ꢢ
ꢛ
ꢝ
ꢜ
ꢦ
ꢤ
ꢧ
ꢢ
ꢢ
ꢨ
ꢚ
ꢣ
ꢠ
ꢢ
ꢡ
ꢚ
ꢡ
ꢮ
ꢝ
ꢞ
ꢛ
ꢤ
ꢩ
ꢠ
ꢛ
ꢩ
ꢡ
ꢡ
ꢥ
ꢢ
ꢥ
ꢪ
Copyright 2003, Texas Instruments Incorporated
ꢒ ꢛ ꢦ ꢞ ꢝꢩ ꢤꢣ ꢡꢢ ꢣꢝ ꢟꢦ ꢨꢚ ꢠꢛ ꢡ ꢡꢝ ꢰꢎ ꢱꢌ ꢗꢐ ꢲ ꢌꢖꢋꢂ ꢖꢂꢉ ꢠꢨꢨ ꢦꢠ ꢞ ꢠ ꢟꢥ ꢡꢥꢞ ꢢ ꢠ ꢞ ꢥ ꢡꢥ ꢢꢡꢥ ꢩ
ꢞ
ꢝ
ꢣ
ꢡ
ꢝ
ꢞ
ꢟ
ꢡ
ꢝ
ꢢ
ꢦ
ꢚ
ꢜ
ꢚ
ꢣ
ꢥ
ꢞ
ꢡ
ꢫ
ꢡ
ꢥ
ꢞ
ꢝ
ꢜ
ꢏ
ꢥ
ꢬ
ꢠ
ꢎ
ꢛ
ꢟ
ꢥ
ꢢ
ꢡ
ꢠ
ꢛ
ꢩ
ꢞ
ꢩ
ꢠ
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ
ꢞ
ꢠ
ꢛ
ꢡ
ꢮ
ꢪ
ꢗ
ꢞ
ꢝ
ꢩ
ꢡ
ꢚ
ꢝ
ꢣ
ꢥ
ꢢ
ꢚ
ꢛ
ꢯ
ꢩ
ꢝ
ꢥ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢤ ꢛꢨ ꢥꢢꢢ ꢝ ꢡꢫꢥ ꢞ ꢭꢚ ꢢꢥ ꢛ ꢝꢡꢥ ꢩꢪ ꢒ ꢛ ꢠꢨ ꢨ ꢝ ꢡꢫꢥ ꢞ ꢦꢞ ꢝ ꢩꢤꢣ ꢡꢢ ꢉ ꢦꢞ ꢝ ꢩꢤꢣ ꢡꢚꢝ ꢛ
ꢡ
ꢦ
ꢞ
ꢝ
ꢣ
ꢥ
ꢢ
ꢢ
ꢚ
ꢛ
ꢯ
ꢩ
ꢝ
ꢥ
ꢢ
ꢛ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢮ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢩ
ꢥ
ꢡ
ꢥ
ꢢ
ꢚ
ꢛ
ꢯ
ꢝ
ꢜ
ꢠ
ꢨ
ꢨ
ꢦ
ꢠ
ꢞ
ꢠ
ꢟ
ꢥ
ꢡ
ꢥ
ꢞ
ꢢ
ꢪ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢂꢆ ꢇꢈ ꢉ ꢀ ꢁꢊ ꢃ ꢄꢅꢂ ꢆ ꢇ ꢈ
ꢋꢌ ꢍꢎ ꢏ ꢍ ꢎ ꢁꢈ ꢐꢑ ꢅꢒ ꢓꢁ ꢏꢔ ꢐꢀ
ꢕꢎ ꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒꢓꢏ ꢗꢓ ꢏ ꢐꢔ ꢘ ꢎꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
timing diagram
OE
CCLR
CCKEN
CCLK
RCLK
COUNTER
(internal)
Don’t
Care
Hex 01
Hex 02
Hex 03
Hex 04
Hex 05
Hex FD
Hex FE
Hex 05
Hex FF
Hex 00
Hex01
Hex 00
Hex 00
Hi-Z
Don’t
Care
Q −Q
Hex 00
Hex 01
Hex 01
A
H
RCO
TIMING SEQUENCE
1. Clear Counter (asynchronous).
2. Count up: 0x01. Store 0x00 in register.
3. Inhibit counter clock (CCKEN = HIGH). Store 0x01 in register.
4. Count 0x02, 0x03.
5. 3-state the outputs
6. Count up: 0x04
7. Enable outputs.
8. Continue up: 0x05
9. Store 0x05 in register.
10.Continue counting: 0x06...0xFD, 0xFE, 0xFF, 0x00, etc.
11. Store 0x00 in register.
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁ ꢂꢃ ꢄꢅ ꢂ ꢆꢇ ꢈ ꢉ ꢀꢁꢊ ꢃꢄ ꢅꢂ ꢆꢇ ꢈ
ꢋ ꢌꢍꢎ ꢏ ꢍꢎ ꢁꢈꢐꢑ ꢅ ꢒꢓ ꢁ ꢏꢔ ꢐꢀ
ꢕ ꢎꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒ ꢓꢏ ꢗꢓꢏ ꢐꢔꢘ ꢎ ꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
logic diagram (positive logic)
14
OE
13
RCLK
12
CCKEN
9
RCO
11
CCLK
15
1R
C1
1S
Q
A
T
T
T
10
CCLR
R
R
R
1
1R
C1
1S
Q
Q
Q
B
C
D
2
1R
C1
1S
3
4
5
1R
C1
1S
T
T
T
R
R
R
1R
C1
1S
Q
Q
E
F
1R
C1
1S
6
7
1R
C1
1S
Q
Q
T
T
G
H
R
1R
C1
1S
R
Pin numbers shown are for the D, DW, J, N, and W packages.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢂꢆ ꢇꢈ ꢉ ꢀ ꢁꢊ ꢃ ꢄꢅꢂ ꢆ ꢇ ꢈ
ꢋꢌ ꢍꢎ ꢏ ꢍ ꢎ ꢁꢈ ꢐꢑ ꢅꢒ ꢓꢁ ꢏꢔ ꢐꢀ
ꢕꢎ ꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒꢓꢏ ꢗꢓ ꢏ ꢐꢔ ꢘ ꢎꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V
CC
I
Input clamp current, I (V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
IK
I
CC
Output clamp current, I
(V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
OK
O O CC
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 mA
Continuous current through V
O
O
CC
CC
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 mA
Package thermal impedance, θ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73°C/W
JA
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
Storage temperature range, T
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)
SN54HC590A
MIN NOM MAX
SN74HC590A
UNIT
MIN NOM
MAX
V
V
Supply voltage
2
1.5
5
6
2
1.5
5
6
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 2 V
= 4.5 V
= 6 V
3.15
4.2
3.15
4.2
High-level input voltage
V
V
IH
= 2 V
0.5
1.35
1.8
0.5
1.35
1.8
= 4.5 V
= 6 V
V
IL
Low-level input voltage
V
V
Input voltage
0
0
V
0
0
V
V
V
V
I
CC
CC
Output voltage
V
CC
O
CC
V
CC
V
CC
V
CC
= 2 V
1000
500
400
125
1000
500
400
85
‡
= 4.5 V
= 6 V
t
Input transition (rise and fall) time
Operating free-air temperature
ns
t
T
A
−55
−40
°C
‡
If this device is used in the threshold region (from V max = 0.5 V to V min = 1.5 V), there is a potential to go into the wrong state from induced
IL IH
grounding, causing double clocking. Operating with the inputs at t = 1000 ns and V
= 2 V does not damage the device; however, functionally,
t
CC
the CCLK and RCLK inputs are not ensured while in the shift, count, or toggle operating modes.
NOTE 3: All unused inputs of the device must be held at V or GND to ensure proper device operation. Refer to the TI application report,
CC
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁ ꢂꢃ ꢄꢅ ꢂ ꢆꢇ ꢈ ꢉ ꢀꢁꢊ ꢃꢄ ꢅꢂ ꢆꢇ ꢈ
ꢋ ꢌꢍꢎ ꢏ ꢍꢎ ꢁꢈꢐꢑ ꢅ ꢒꢓ ꢁ ꢏꢔ ꢐꢀ
ꢕ ꢎꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒ ꢓꢏ ꢗꢓꢏ ꢐꢔꢘ ꢎ ꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
T
= 25°C
SN54HC590A SN74HC590A
A
PARAMETER
TEST CONDITIONS
V
UNIT
CC
MIN
TYP
MAX
MIN
1.9
4.4
5.9
3.7
3.7
5.2
5.2
MAX
MIN
1.9
MAX
2 V
4.5 V
6 V
1.9 1.998
4.4 4.499
5.9 5.999
4.4
I
= −20 µA
OH
5.9
RCO, I
= −4 mA
= −6 mA
= −5.2 mA
3.98
4.3
4.3
3.84
3.84
5.34
5.34
V
OH
V = V or V
IH IL
V
OH
I
4.5 V
6 V
Q −Q , I
OH
3.98
5.48
5.48
A
H
RCO, I
OH
5.8
Q −Q , I
= −7.8 mA
5.8
A
H
OH
2 V
4.5 V
6 V
0.002
0.001
0.001
0.17
0.17
0.15
0.15
0.1
0.1
0.1
0.1
0.1
0.1
0.1
I
= 20 µA
OL
0.1
0.1
0.1
RCO, I
OL
= 4 mA
= 6 mA
= 5.2 mA
0.26
0.26
0.26
0.26
100
0.5
0.4
0.33
0.33
0.33
0.33
1000
5
V
OL
V = V or V
V
I
IH
IL
4.5 V
6 V
Q −Q , I
OL
0.4
A
H
RCO, I
OL
0.4
Q −Q , I
OL
= 7.8 mA
0.4
A
H
I
I
I
V = V
or 0
6 V
6 V
6 V
1000
10
nA
µA
µA
I
I
CC
V
O
= V
or 0
0.01
OZ
CC
CC
V = V
or 0,
I
O
= 0
8
160
80
I
CC
2 V
to 6 V
C
3
10
10
10
pF
i
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢂꢆ ꢇꢈ ꢉ ꢀ ꢁꢊ ꢃ ꢄꢅꢂ ꢆ ꢇ ꢈ
ꢋꢌ ꢍꢎ ꢏ ꢍ ꢎ ꢁꢈ ꢐꢑ ꢅꢒ ꢓꢁ ꢏꢔ ꢐꢀ
ꢕꢎ ꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒꢓꢏ ꢗꢓ ꢏ ꢐꢔ ꢘ ꢎꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
timing requirements over recommended operating free-air temperature range (unless otherwise
noted)
T
= 25°C
SN54HC590A SN74HC590A
A
V
UNIT
CC
MIN
MAX
4
MIN
MAX
2.5
13
MIN
MAX
3.2
16
2 V
4.5 V
6 V
20
f
Clock frequency
Pulse duration
MHz
clock
24
16
19
2 V
125
25
200
38
155
31
4.5 V
6 V
CCLK or RCLK high or low
CCLR low
21
32
26
t
w
ns
2 V
100
20
150
30
125
25
4.5 V
6 V
17
26
21
2 V
100
20
150
30
125
25
4.5 V
6 V
CCKEN low before CCLK↑
CCLR high (inactive) before CCLK↑
17
26
21
2 V
100
20
150
30
125
25
4.5 V
6 V
t
t
Setup time
ns
ns
su
17
26
21
2 V
100
20
150
30
125
25
†
4.5 V
6 V
CCLK↑ before RCLK↑
17
26
21
2 V
50
75
60
Hold time
CCKEN low after CCLK↑
4.5 V
6 V
10
15
12
h
9
13
11
†
This setup time ensures that the register gets stable data from the counter outputs. The clocks may be tied together, in which case the register
is one clock pulse behind the counter.
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁ ꢂꢃ ꢄꢅ ꢂ ꢆꢇ ꢈ ꢉ ꢀꢁꢊ ꢃꢄ ꢅꢂ ꢆꢇ ꢈ
ꢋ ꢌꢍꢎ ꢏ ꢍꢎ ꢁꢈꢐꢑ ꢅ ꢒꢓ ꢁ ꢏꢔ ꢐꢀ
ꢕ ꢎꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒ ꢓꢏ ꢗꢓꢏ ꢐꢔꢘ ꢎ ꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
switching characteristics over recommended operating free-air temperature range, C = 50 pF
L
(unless otherwise noted) (see Figure 1)
SN54HC590A
FROM
(INPUT)
TO
(OUTPUT)
T
A
= 25°C
TYP
8
PARAMETER
V
UNIT
MHz
ns
CC
MIN
MAX
MIN
4
MAX
2 V
4.5 V
6 V
2.5
13
16
20
24
35
40
80
20
15
70
18
14
70
18
14
80
20
15
80
20
15
38
8
f
t
t
t
t
t
max
2 V
150
31
225
45
4.5 V
6 V
CCLK↑
CCLR↓
RCLK↑
OE↓
RCO
RCO
Q
pd
26
38
2 V
130
28
195
39
4.5 V
6 V
ns
PLH
pd
23
33
2 V
140
31
210
42
4.5 V
6 V
ns
25
36
2 V
125
30
185
37
4.5 V
6 V
Q
ns
en
28
31
2 V
125
30
185
37
4.5 V
6 V
OE↑
Q
ns
dis
28
31
2 V
75
110
22
4.5 V
6 V
15
RCO
Q
6
13
19
*
t
t
ns
2 V
38
8
60
90
4.5 V
6 V
12
18
6
10
15
* This parameter is not production tested for the SN54HC590A.
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢂꢆ ꢇꢈ ꢉ ꢀ ꢁꢊ ꢃ ꢄꢅꢂ ꢆ ꢇ ꢈ
ꢋꢌ ꢍꢎ ꢏ ꢍ ꢎ ꢁꢈ ꢐꢑ ꢅꢒ ꢓꢁ ꢏꢔ ꢐꢀ
ꢕꢎ ꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒꢓꢏ ꢗꢓ ꢏ ꢐꢔ ꢘ ꢎꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
switching characteristics over recommended operating free-air temperature range, C = 50 pF
L
(unless otherwise noted) (see Figure 1)
SN74HC590A
FROM
(INPUT)
TO
(OUTPUT)
T
A
= 25°C
TYP
8
PARAMETER
V
UNIT
MHz
ns
CC
MIN
MAX
MIN
4
MAX
2 V
4.5 V
6 V
3.2
16
19
20
24
35
40
80
20
15
70
18
14
70
18
14
80
20
15
80
20
15
38
8
f
t
t
t
t
t
max
2 V
150
30
190
38
4.5 V
6 V
CCLK↑
CCLR↓
RCLK↑
OE↓
RCO
RCO
Q
pd
26
33
2 V
130
26
165
33
4.5 V
6 V
ns
PLH
pd
22
28
2 V
140
28
175
35
4.5 V
6 V
ns
24
30
2 V
125
25
155
31
4.5 V
6 V
Q
ns
en
21
26
2 V
125
25
155
31
4.5 V
6 V
OE↑
Q
ns
dis
21
26
2 V
75
95
4.5 V
6 V
15
19
RCO
Q
6
13
16
t
t
ns
2 V
38
8
60
75
4.5 V
6 V
12
15
6
10
13
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀꢁ ꢂꢃ ꢄꢅ ꢂ ꢆꢇ ꢈ ꢉ ꢀꢁꢊ ꢃꢄ ꢅꢂ ꢆꢇ ꢈ
ꢋ ꢌꢍꢎ ꢏ ꢍꢎ ꢁꢈꢐꢑ ꢅ ꢒꢓ ꢁ ꢏꢔ ꢐꢀ
ꢕ ꢎꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒ ꢓꢏ ꢗꢓꢏ ꢐꢔꢘ ꢎ ꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
switching characteristics over recommended operating free-air temperature range, C = 150 pF
L
(unless otherwise noted) (see Figure 1)
SN54HC590A
FROM
(INPUT)
TO
(OUTPUT)
T
A
= 25°C
TYP
100
24
PARAMETER
V
UNIT
ns
CC
MIN
MAX
MIN
MAX
300
60
2 V
4.5 V
6 V
447
90
t
t
t
RCLK↑
Q
Q
Q
pd
20
51
77
2 V
90
200
40
300
60
4.5 V
6 V
23
OE
ns
en
19
34
51
2 V
45
210
42
315
63
*
t
4.5 V
6 V
17
ns
13
36
53
* This parameter is not production tested for the SN54HC590A.
switching characteristics over recommended operating free-air temperature range, C = 150 pF
L
(unless otherwise noted) (see Figure 1)
SN74HC590A
FROM
(INPUT)
TO
(OUTPUT)
T
A
= 25°C
TYP
100
24
PARAMETER
V
UNIT
ns
CC
MIN
MAX
MIN
MAX
300
60
2 V
4.5 V
6 V
380
76
t
pd
t
en
t
t
RCLK↑
Q
Q
Q
20
51
65
2 V
90
200
40
250
50
4.5 V
6 V
23
OE
ns
19
34
43
2 V
45
210
42
265
53
4.5 V
6 V
17
ns
13
36
45
operating characteristics, T = 25°C
A
PARAMETER
TEST CONDITIONS
TYP
UNIT
C
Power dissipation capacitance
No load
250
pF
pd
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢂꢆ ꢇꢈ ꢉ ꢀ ꢁꢊ ꢃ ꢄꢅꢂ ꢆ ꢇ ꢈ
ꢋꢌ ꢍꢎ ꢏ ꢍ ꢎ ꢁꢈ ꢐꢑ ꢅꢒ ꢓꢁ ꢏꢔ ꢐꢀ
ꢕꢎ ꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒꢓꢏ ꢗꢓ ꢏ ꢐꢔ ꢘ ꢎꢀ ꢏꢔ ꢐꢀ
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003
PARAMETER MEASUREMENT INFORMATION
V
CC
PARAMETER
R
C
S1
S2
L
L
50 pF
or
150 pF
S1
S2
t
t
t
t
Open
Closed
PZH
PZL
PHZ
PLZ
Test
Point
t
1 kΩ
en
R
L
Closed
Open
Open
Closed
Open
From Output
Under Test
t
t
1 kΩ
50 pF
C
dis
pd
L
Closed
(see Note A)
50 pF
or
150 pF
or t
−−
Open
Open
t
LOAD CIRCUIT
V
CC
Reference
Input
50%
V
CC
0 V
High-Level
Pulse
50%
50%
50%
t
t
h
su
0 V
V
CC
t
Data
Input
w
90%
90%
50%
10%
50%
10%
V
CC
0 V
Low-Level
Pulse
50%
t
t
f
r
0 V
VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES
VOLTAGE WAVEFORMS
PULSE DURATIONS
V
CC
Output
Input
V
CC
50%
50%
Control
(Low-Level
Enabling)
50%
50%
0 V
V
0 V
t
t
PLH
PHL
90%
t
t
PLZ
PZL
OH
In-Phase
Output
90%
≈V
CC
Output
Waveform 1
(See Note B)
≈V
CC
50%
50%
10%
50%
10%
V
OL
10%
t
t
f
r
V
OL
OH
t
t
PLH
PHL
90%
t
t
PZH
PHZ
V
V
OH
90%
Out-of-
Phase
Output
V
50%
10%
50%
10%
Output
Waveform 2
(See Note B)
90%
50%
OL
t
t
≈0 V
f
r
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS
VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
NOTES: A.
C includes probe and test-fixture capacitance.
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR ≤ 1 MHz, Z = 50 Ω, t = 6 ns, t = 6 ns.
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.
E.
F.
G.
t
t
t
and t
and t
and t
are the same as t
.
dis
PLZ
PZL
PLH
PHZ
PZH
PHL
are the same as t
.
en
are the same as t .
pd
Figure 1. Load Circuit and Voltage Waveforms
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
25-Sep-2013
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
5962-89603012A
ACTIVE
LCCC
FK
20
1
TBD
POST-PLATE
N / A for Pkg Type
-55 to 125
5962-
89603012A
SNJ54HC
590AFK
5962-8960301EA
5962-8960301FA
ACTIVE
ACTIVE
CDIP
CFP
J
16
16
1
1
TBD
TBD
TBD
A42
A42
N / A for Pkg Type
N / A for Pkg Type
-55 to 125
-55 to 125
5962-8960301EA
SNJ54HC590AJ
W
5962-8960301FA
SNJ54HC590AW
SN54HC590AJ
SN74HC590AD
ACTIVE
ACTIVE
CDIP
SOIC
J
16
16
1
A42
N / A for Pkg Type
-55 to 125
-40 to 85
SN54HC590AJ
D
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
HC590A
SN74HC590ADE4
SN74HC590ADG4
SN74HC590ADR
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
D
D
16
16
16
16
16
16
16
16
16
16
16
40
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
HC590A
HC590A
HC590A
HC590A
HC590A
HC590A
HC590A
HC590A
HC590A
HC590A
HC590A
Green (RoHS
& no Sb/Br)
D
2500
2500
2500
250
250
250
40
Green (RoHS
& no Sb/Br)
SN74HC590ADRE4
SN74HC590ADRG4
SN74HC590ADT
D
Green (RoHS
& no Sb/Br)
D
Green (RoHS
& no Sb/Br)
D
Green (RoHS
& no Sb/Br)
SN74HC590ADTE4
SN74HC590ADTG4
SN74HC590ADW
SN74HC590ADWG4
SN74HC590ADWR
D
Green (RoHS
& no Sb/Br)
D
Green (RoHS
& no Sb/Br)
DW
DW
DW
Green (RoHS
& no Sb/Br)
40
Green (RoHS
& no Sb/Br)
2000
Green (RoHS
& no Sb/Br)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
25-Sep-2013
Orderable Device
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 85
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
SN74HC590ADWRG4
SN74HC590AN
ACTIVE
SOIC
PDIP
DW
16
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
HC590A
ACTIVE
N
25
Pb-Free
(RoHS)
N / A for Pkg Type
-40 to 85
SN74HC590AN
SN74HC590AN
SN74HC590AN3
SN74HC590ANE4
OBSOLETE
ACTIVE
PDIP
PDIP
N
N
16
16
TBD
Call TI
Call TI
-40 to 85
-40 to 85
25
1
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
SNJ54HC590AFK
ACTIVE
LCCC
FK
20
TBD
POST-PLATE
N / A for Pkg Type
-55 to 125
5962-
89603012A
SNJ54HC
590AFK
SNJ54HC590AJ
SNJ54HC590AW
ACTIVE
ACTIVE
CDIP
CFP
J
16
16
1
1
TBD
TBD
A42
A42
N / A for Pkg Type
N / A for Pkg Type
-55 to 125
-55 to 125
5962-8960301EA
SNJ54HC590AJ
W
5962-8960301FA
SNJ54HC590AW
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
25-Sep-2013
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF SN54HC590A, SN74HC590A :
Catalog: SN74HC590A
•
Military: SN54HC590A
•
NOTE: Qualified Version Definitions:
Catalog - TI's standard catalog product
•
Military - QML certified for Military and Defense Applications
•
Addendum-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN74HC590ADR
SOIC
SOIC
D
16
16
2500
2000
330.0
330.0
16.4
16.4
6.5
10.3
2.1
2.7
8.0
16.0
16.0
Q1
Q1
SN74HC590ADWR
DW
10.75 10.7
12.0
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
SN74HC590ADR
SOIC
SOIC
D
16
16
2500
2000
333.2
367.0
345.9
367.0
28.6
38.0
SN74HC590ADWR
DW
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
SNJ54HC594J
HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16
TI
SNJ54HC594J-00
HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16
TI
SNJ54HC595FK-00
HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CQCC20
TI
SNJ54HC595FKR
HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20
TI
SNJ54HC595J-00
HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16
TI
©2020 ICPDF网 联系我们和版权申明