74ACT1284TTR [STMICROELECTRONICS]

QUAD LINE TRANSCEIVER, PDSO20, TSSOP-20;
74ACT1284TTR
型号: 74ACT1284TTR
厂家: ST    ST
描述:

QUAD LINE TRANSCEIVER, PDSO20, TSSOP-20

驱动 光电二极管 接口集成电路 驱动器
文件: 总11页 (文件大小:242K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74ACT1284  
HIGH SPEED IEEE1284 TRANSCEIVER  
HIGH SPEED:  
= 6.5 ns (Max. 85°C) at V = 4.5V  
T
PD  
CC  
LOW POWER DISSIPATION:  
= 80 µA (MAX.) at V = 5.5V T = 85 °C  
I
CC  
CC  
TTL COMPATIBLE INPUTS  
= 2V (Min.) V = 0.8V (Max.)  
V
IH  
IL  
SOP  
TSSOP  
OPERATING VOLTAGE RANGE:  
(OPR.) = 4.5V to 5.5V  
V
CC  
A Port have standard 4mA totem pole output  
B Port high drive source/sink capability of  
14mA  
Support IEEE Std 1284-I (level 1 type) and  
IEEE Std 1284-II (level 2 type) for bidirectional  
parallel communications between personal  
computer and printing peripherals.  
ORDER CODES  
PACKAGE  
TUBE  
T & R  
SOP  
74ACT1284M  
74ACT1284MTR  
74ACT1284TTR  
TSSOP  
PIN CONNECTION  
DESCRIPTION  
The 74ACT1284 contains four high-speed non-in-  
verting bidirectional buffers and three non-invert-  
ing buffers with open drain outputs fabricated in  
2
silicon gate C MOS technology.  
It’s intended to provide a standard signaling meth-  
od for a bidirection parallel peripheral in an Ex-  
tended Capabilities Port mode (ECP).  
The HD (active High) input pin enables the B ports  
to switch from Open Drain to a high drive totem  
pole output, capable of sourcing 14mA on all sev-  
en buffers. The DIR input determines the direction  
of data flow on the bidirectional buffers.  
DIR (active High) enables data flow from A Port to  
B Port. DIR (active Low) enables data flow from B  
Port to A Port.  
ESD protection is greater than 2000V per Method  
3015.7 of MIL-STD-883B. It’s available in the  
commercial temperature ranges.  
July 2003  
1/11  
74ACT1284  
LOGIC DIAGRAM  
PIN DESCRIPTION  
PIN N.  
SYMBOL  
NAME AND FUNCTION  
Side A Input or Output  
1 - 4  
5, 6  
A1 - A4  
GND  
Ground  
7 - 9  
10  
A5 - A7  
DIR  
Side A Input  
Direction Control Input  
High Drive Enable Input  
Side B Output  
11  
HD  
12 - 14  
15, 16  
B5 - B7  
V
Power Supply  
CC  
TRUTH TABLE  
INPUT  
FUNCTION  
OUTPUTS  
DIR  
HD  
L
L
L
H
L
B5 - B7 Open Drain  
B5 - B7 Totem Pole  
B1 - B7 Open Drain  
B1 - B7 Totem Pole  
B1 - B4 Data to A1 - A4  
A5 - A7 Data to B5 - B7  
H
H
A1 - A7 Data to B1 - B7  
H
2/11  
74ACT1284  
ABSOLUTE MAXIMUM RATINGS  
Symbol  
Parameter  
Value  
Unit  
V
Supply Voltage  
-0.5 to +7  
V
V
CC  
V
DC Input Voltage A Side  
DC Input Voltage B Side  
DC Output Voltage A Side  
DC Output Voltage B Side  
DC Input Diode Current  
DC Output Diode Current  
DC Output Current  
-0.5 to V + 0.5  
IA  
IB  
CC  
(1)  
V
V
-2 to +7  
V
V
I
-0.5 to V + 0.5  
V
OA  
OB  
IK  
CC  
(1)  
V
-2 to +7  
± 20  
± 50  
mA  
mA  
mA  
mA  
°C  
°C  
I
OK  
I
± 50  
O
I
or I  
DC V or Ground Current  
± 200  
CC  
GND  
CC  
T
Storage Temperature  
-65 to +150  
300  
STG  
T
Lead Temperature (10 sec)  
L
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is  
not implied.  
(1) The AC input voltage pulse width is limited to 20ns if the input voltage goes more negative than -0.5V.  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
Parameter  
Value  
Unit  
V
Supply Voltage  
4.5 to 5.5  
V
V
CC  
V
Input Voltage  
0 to V  
I
CC  
V
Output Voltage  
HD = LOW  
0 to 5.5  
V
O
T
Operating Temperature  
-40 to 85  
°C  
op  
3/11  
74ACT1284  
DC ELECTRICAL CHARACTERISTICS  
Test Condition  
Value  
= 25°C  
T
Symbol  
Parameter  
-40 to 85°C Unit  
A
V
CC  
(V)  
Min. Typ. Max. Min. Max.  
V
High Level Input Voltage  
Low Level Input Voltage  
4.5 to 5.5  
4.5 to 5.5  
2.0  
2.0  
V
V
IH  
V
0.8  
0.8  
0.4  
IL  
V
High Level Output Voltage  
B Port  
OHB  
I
= -14mA  
4.5  
4.5  
4.5  
4.5  
5.5  
3.86  
3.76  
V
V
OH  
V
High Level Output Voltage  
A Port  
I
= -50µA  
4.4  
4.4  
OHA  
O
I
= -4mA  
3.86  
3.76  
O
V
V
Low Level Output Voltage  
B Port  
OLB  
OLA  
I
= 14mA  
0.4  
V
OH  
Low Level Output Voltage  
A Port  
I
= 50µA  
0.1  
0.1  
O
V
I
= 4mA  
0.36  
0.44  
O
I
Input Current  
V = V or GND  
I CC  
I
± 0.1  
± 1  
µA  
(DIR,A5,A6,A7,HD)  
V = V - 2.1V  
I
Max I /Input  
5.5  
5.5  
5.5  
0.6  
0.4  
1.5  
80  
mA  
µA  
µA  
CCT  
CC  
I
CC  
I
Quiescent Supply Current  
Output Leakage Current  
V = V or GND  
8
CC  
I
CC  
I
V
= V or GND  
± 0.5  
± 5  
OZ  
O
CC  
I
B Side Power Down Leakage  
Current  
OFF  
0
4
40  
24  
µA  
V
= 5.25V  
O
+
V
Input HysteresIs  
5.0  
5.0  
0.35  
V
HYS  
V
V
= V  
T
T
Z
Output Impedance B Port  
= V  
OH  
8
O
B
AC ELECTRICAL CHARACTERISTICS (f = 1MHz, t = t = 2.5ns)  
r
f
Test Condition  
Value  
T
= 25°C  
Symbol  
Parameter  
-40 to 85°C Unit  
A
V
CC  
(V)  
Min. Typ. Max. Min. Max.  
t
Propagation Delay Time  
A1 - A7 to B1 - B7  
1
1
1
1
5.6  
5.6  
7.5  
7.5  
1
1
1
1
6.5  
6.5  
8.5  
8.5  
R =500, C =50pF  
PLH  
L
L
4.5 to 5.5  
4.5 to 5.5  
ns  
ns  
(fig. 1-2)  
t
PHL  
t
Propagation Delay Time  
B1 - B4 to A1 - A4  
PLH  
R =500, C =50pF  
L
L
(fig. 3)  
t
PHL  
t
Enable Delay Time  
HD to B1 - B7  
EN  
1
1
7.5  
7.5  
1
1
8.5  
8.5  
ns  
ns  
R =33, R =62Ω  
S
L
4.5 to 5.5  
4.5 to 5.5  
C =50pF (fig. 2)  
t
Disable Delay Time  
HD to B1 - B7  
L
DIS  
t t  
t
, t B1 - B7 Open Drain  
R
=500Ω  
r,  
f
rise fall  
PULL_UP  
120  
120  
ns  
C =50pF (fig. 4)  
L
C
Control Input Capacitance  
(HD, DIR, A5 - A7)  
I
Open  
5.0  
4
pF  
pF  
C
I/O Pin Capacitance  
12  
I/O  
4/11  
74ACT1284  
TEST CIRCUIT  
TEST  
(A1-A7 to B1-B7) R = 62Ω, R = 33Ω (see waveform 1)  
S1  
S2  
S2  
t
t
t
V
V
OPEN  
CLOSED  
CLOSED  
CLOSED  
OPEN  
PHL  
L
1
CC  
CC  
(A1-A7 to B1-B7) R = 62(see waveform 1)  
GND  
GND  
GND  
GND  
PLH  
L
, t  
(B1-B4 to A1-A4) R = 500(see waveform 2)  
L
PHL PLH  
t , t (A1-A7 to B1-B7) R = 500(see waveform 1)  
V
V
r
f
L
CC  
CC  
t
t
(HD to B1-B7) R = 62Ω, R = 33(see waveform 3)  
GND  
GND  
GND  
GND  
EN  
L
1
(HD to B1-B7) R = 62(see waveform 3)  
CLOSED  
DIS  
L
C
R
= 50 pF or equivalent (includes jig and probe capacitance)  
L
T
= Z  
of pulse generator (typically 50)  
OUT  
Figure 1 : Propagation Delay Time  
5/11  
74ACT1284  
Figure 2 : Propagation Delay Time  
V
MO  
= 50%V  
CC  
Figure 3 : Enable and Disable Time  
6/11  
74ACT1284  
SO-20 MECHANICAL DATA  
mm.  
inch  
TYP.  
DIM.  
MIN.  
TYP  
MAX.  
2.65  
0.2  
MIN.  
MAX.  
0.104  
0.008  
0.096  
0.019  
0.012  
A
a1  
a2  
b
0.1  
0.004  
2.45  
0.49  
0.32  
0.35  
0.23  
0.014  
0.009  
b1  
C
0.5  
0.020  
c1  
D
45˚ (typ.)  
12.60  
10.00  
13.00  
10.65  
0.496  
0.393  
0.512  
0.419  
E
e
1.27  
0.050  
0.450  
e3  
F
11.43  
7.40  
0.50  
7.60  
1.27  
0.75  
0.291  
0.020  
0.300  
0.050  
0.029  
L
M
S
˚ (max.)  
8
PO13L  
7/11  
74ACT1284  
TSSOP20 MECHANICAL DATA  
mm.  
inch  
TYP.  
DIM.  
MIN.  
TYP  
MAX.  
1.2  
MIN.  
MAX.  
0.047  
0.006  
0.041  
0.012  
0.0079  
0.260  
0.260  
0.176  
A
A1  
A2  
b
0.05  
0.8  
0.15  
1.05  
0.30  
0.20  
6.6  
0.002  
0.031  
0.007  
0.004  
0.252  
0.244  
0.169  
0.004  
0.039  
1
0.19  
0.09  
6.4  
c
D
6.5  
6.4  
0.256  
0.252  
E
6.2  
6.6  
E1  
e
4.3  
4.4  
4.48  
0.173  
0.65 BSC  
0.0256 BSC  
K
0˚  
8˚  
0˚  
8˚  
L
0.45  
0.60  
0.75  
0.018  
0.024  
0.030  
A2  
A
K
L
b
e
A1  
E
c
D
E1  
PIN 1 IDENTIFICATION  
1
0087225C  
8/11  
74ACT1284  
Tape & Reel SO-20 MECHANICAL DATA  
mm.  
TYP  
inch  
TYP.  
DIM.  
MIN.  
MAX.  
330  
MIN.  
MAX.  
12.992  
0.519  
A
C
12.8  
20.2  
60  
13.2  
0.504  
0.795  
2.362  
D
N
T
30.4  
11  
1.197  
0.433  
0.528  
0.130  
0.161  
0.476  
Ao  
Bo  
Ko  
Po  
P
10.8  
13.2  
3.1  
0.425  
0.520  
0.122  
0.153  
0.468  
13.4  
3.3  
3.9  
4.1  
11.9  
12.1  
9/11  
74ACT1284  
Tape & Reel TSSOP20 MECHANICAL DATA  
mm.  
TYP  
inch  
TYP.  
DIM.  
MIN.  
MAX.  
330  
MIN.  
MAX.  
12.992  
0.519  
A
C
12.8  
20.2  
60  
13.2  
0.504  
0.795  
2.362  
D
N
T
22.4  
7
0.882  
0.276  
0.280  
0.075  
0.161  
0.476  
Ao  
Bo  
Ko  
Po  
P
6.8  
6.9  
0.268  
0.272  
0.067  
0.153  
0.468  
7.1  
1.9  
4.1  
12.1  
1.7  
3.9  
11.9  
10/11  
74ACT1284  
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the  
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from  
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications  
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information  
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or  
systems without express written approval of STMicroelectronics.  
© The ST logo is a registered trademark of STMicroelectronics  
© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES  
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco  
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.  
© http://www.st.com  
11/11  

相关型号:

74ACT1284_00

IEEE 1284 Transceiver
FAIRCHILD

74ACT132

Quad 2−Input NAND Schmitt Trigger
ONSEMI

74ACT138

3 TO 8 LINE DECODER (INVERTING)
STMICROELECTR

74ACT138

1−of−8 Decoder/Demultiplexer
ONSEMI

74ACT138ALYW

1−of−8 Decoder/Demultiplexer
ONSEMI

74ACT138B

3 TO 8 LINE DECODER (INVERTING)
STMICROELECTR

74ACT138DC

Decoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, CERAMIC, DIP-16
ROCHESTER

74ACT138DC

Decoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, CERAMIC, DIP-16
FAIRCHILD

74ACT138DCQR

Decoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, CERAMIC, DIP-16
ROCHESTER

74ACT138DCQR

Decoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, CERAMIC, DIP-16
FAIRCHILD

74ACT138FCT

Decoder/Driver, ACT Series, Inverted Output, CMOS, CDFP16, CERAMIC, FP-16
FAIRCHILD

74ACT138LCQR

Decoder/Driver, ACT Series, Inverted Output, CMOS, CQCC20, CERAMIC, LCC-20
FAIRCHILD