NLAS4684MNR2G [ONSEMI]
Ultra-Low Resistance Dual SPDT Analog Switch; 超低电阻双路SPDT模拟开关
| 型号： | NLAS4684MNR2G |
| 厂家： | 
ONSEMI |
| 描述： | Ultra-Low Resistance Dual SPDT Analog Switch |
| 文件： | 总14页 (文件大小：119K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
NLAS4684
Ultra−Low Resistance
Dual SPDT Analog Switch
The NLAS4684 is an advanced CMOS analog switch fabricated in
Sub−micron silicon gate CMOS technology. The device is a dual
Independent Single Pole Double Throw (SPDT) switch featuring
http://onsemi.com
Ultra−Low R of 0.5 W, for the Normally Closed (NC) switch, and
ON
0.8 W for the Normally Opened switch (NO) at 2.7 V.
The part also features guaranteed Break Before Make switching,
assuring the switches never short the driver.
MARKING
DIAGRAMS
The NLAS4684 is available in a 2.0 x 1.5 mm bumped die array.
The pitch of the solder bumps is 0.5 mm for easy handling.
4684
AYWW
4684
AYWWG
A1
Features
Microbump−10
CASE 489AA
• Ultra−Low R , t0.5 W at 2.7 V
ON
A1
A1
1
• Threshold Adjusted to Function with 1.8 V Control at
V
CC
= 2.7−3.3 V
• Single Supply Operation from 1.8−5.5 V
• Tiny 2 x 1.5 mm Bumped Die
• Low Crosstalk, t 83 dB at 100 kHz
1
NLAS
4684
NLAS
4684
ALYW
1
ALYW
G
QFN−10
CASE 485C
• Full 0−V Signal Handling Capability
CC
• High Isolation, −65 dB at 100 kHz
• Low Standby Current, t50 nA
• Low Distortion, t0.14% THD
NLAS
4684
• R Flatness of 0.15
W
ON
ALYW
• Pin for Pin Replacement for MAX4684
• High Continuous Current Capability
$300 mA Through Each Switch
1
Micro10
CASE 846B
• Large Current Clamping Diodes at Analog Inputs
$300 mA Continuous Current Capability
• Pb−Free Package is Available*
A
L
Y
= Assembly Location
= Wafer Lot
= Year
WW, W = Work Week
Applications
G
= Pb−Free Package
• Cell Phone
• Speaker Switching
• Power Switching
• Modems
FUNCTION TABLE
IN 1, 2
NO 1, 2
NC 1, 2
0
1
OFF
ON
ON
• Automotive
OFF
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 11 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
Semiconductor Components Industries, LLC, 2004
1
Publication Order Number:
August, 2004 − Rev. 11
NLAS4684/D
NLAS4684
5
4
3
2
1
6
7
GND
NC2
NC1
IN1
8
IN2
COM2
NO2
COM1
NO1
9
10
V
CC
(Top View)
Figure 1. Pin Connections and Logic Diagram
(QFN−10 and Micro10)
GND
B
1
NC2
IN2
NC1
IN1
C
A
1
1
C
C
C
A
2
A
3
A
4
2
3
4
COM2
NO2
COM1
NO1
B
4
V
CC
(Top View)
Figure 2. Pin Connections and Logic Diagram
(Microbump−10)
http://onsemi.com
2
NLAS4684
MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
V
V
V
Positive DC Supply Voltage
*0.5 to )7.0
CC
IS
Analog Input Voltage (V , V , or V
)
*0.5 v V v V )0.5
V
NO NC
COM
IS
CC
Digital Select Input Voltage
*0.5 v V v)7.0
V
IN
I
I
I
I
I
Continuous DC Current from COM to NC/NO
$300
$500
$300
$500
mA
mA
mA
mA
anl1
Peak Current from COM to NC/NO, 10 duty cycle (Note 1)
Continuous DC Current into COM/NO/NC
anl−pk 1
clmp
clmp 1
Peak Current into Input Clamp Diodes at COM/NC/NO
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
1. Defined as 10% ON, 90% off duty cycle.
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
1.8
Max
5.5
Unit
V
V
V
V
DC Supply Voltage
CC
IN
Digital Select Input Voltage
GND
GND
*55
5.5
V
Analog Input Voltage (NC, NO, COM)
Operating Temperature Range
Input Rise or Fall Time, SELECT
V
CC
V
IS
T
A
)125
°C
ns/V
t , t
V
CC
V
CC
= 3.3 V $ 0.3 V
= 5.0 V $ 0.5 V
0
0
100
20
r
f
DC CHARACTERISTICS − Digital Section (Voltages Referenced to GND)
Guaranteed Limit
*555C to 255C t855C t1255C
Symbol
Parameter
Condition
V
CC
$10%
Unit
V
IH
Minimum High−Level Input
Voltage, Select Inputs
(Figure 10)
2.0
2.5
3.0
5.0
1.4
1.4
1.4
2.0
1.4
1.4
1.4
2.0
1.4
1.4
1.4
2.0
V
V
IL
Maximum Low−Level Input
Voltage, Select Inputs
(Figure 10)
2.0
2.5
3.0
5.0
0.5
0.5
0.5
0.8
0.5
0.5
0.5
0.8
0.5
0.5
0.5
0.8
V
I
Maximum Input Leakage
Current, Select Inputs
V
V
= 5.5 V or GND
= 5.5 V or GND
5.5
$ 1.0
$ 1.0
$ 1.0
m
A
IN
IN
I
I
Power Off Leakage Current
0
$10
$10
$10
m A
OFF
IN
Maximum Quiescent Supply
Current (Note 2)
Select and V = V or GND
5.5
$ 50
$ 200
$ 200
nA
CC
IS
CC
2. Guaranteed by design.
http://onsemi.com
3
NLAS4684
DC ELECTRICAL CHARACTERISTICS − Analog Section
Guaranteed Maximum Limit
−555C to 255C
t855C
t1255C
Min Max
Min
Max
Min
Max
Symbol
Parameter
Condition
V
CC
$10%
Unit
R
R
R
R
(NC)
NC “ON” Resistance
(Note 3)
V
V
v V
2.5
3.0
5.0
0.6
0.5
0.4
0.7
0.5
0.4
0.8
0.5
0.5
W
ON
IN
IL
= GND to V
IS
CC
I
IN
I v 100 mA
(NO)
NO “ON” Resistance
(Note 3)
V
V
w V
2.5
3.0
5.0
2.0
0.8
0.8
2.0
0.8
0.8
2.0
1.0
0.9
W
W
W
W
ON
IN
IH
= GND to V
IS
CC
I
IN
I v 100 mA
NC_On−Resistance
Flatness (Notes 3, 5)
I
= 100 mA
2.5
3.0
5.0
0.15
0.15
0.15
0.15
0.15
0.15
0.15
0.15
0.15
FLAT (NC)
FLAT (NO)
COM
V
IS
= 0 to V
CC
NO_On−Resistance
Flatness (Notes 3, 5)
I
= 100 mA
2.5
3.0
5.0
0.35
0.35
0.35
0.35
0.35
0.35
0.35
0.35
0.35
COM
V
IS
= 0 to V
CC
D
R
On−Resistance Match
Between Channels
(Notes 3 and 4)
V
IS
= 1.3 V;
= 100 mA
= 1.5 V;
2.5
3.0
5.0
0.18
0.06
0.06
0.18
0.06
0.06
0.18
0.06
0.06
ON
I
COM
V
IS
I
= 100 mA
COM
V
IS
= 2.8 V;
I
= 100 mA
COM
I
I
NC or NO Off
Leakage Current
(Figure 13) (Note 3)
V
= V or V
IH
5.5
5.5
−1
−2
1
2
−10
−20
10
20
−100 100
−200 200
nA
nA
NC(OFF)
IN
IL
V
V
or V = 1.0
NC
= 4.5 V
NO(OFF)
NO
COM
I
COM ON
V
IN
= V or V
IL IH
COM(ON)
Leakage Current
(Figure 13) (Note 3)
V
NO
V
NC
1.0 V or 4.5 V with
floating or
V
NC
V
NO
1.0 V or 4.5 V with
floating
V
COM
= 1.0 V or 4.5 V
3. Guaranteed by design. Resistance measurements do not include test circuit or package resistance.
4. D R − R between NC1 and NC2 or between NO1 and NO2.
R
ON = ON(MAX)
ON(MIN)
5. Flatness is defined as the difference between the maximum and minimum value of on−resistance as measured over the specified analog
signal ranges.
http://onsemi.com
4
NLAS4684
AC ELECTRICAL CHARACTERISTICS (Input t = t = 3.0 ns) (Typical characteristics are at 25°C)
r
f
Guaranteed Maximum Limit
*555C to 255C
t855C
t1255C
V
(V)
V
IS
CC
(V) Min Typ Max Min Max Min Max
Symbol
Parameter
Turn−On Time
Test Conditions
R = 50 WC = 35 pF
Unit
t
t
t
,
L
2.5
3.0
5.0
1.3
1.5
2.8
60
50
30
70
60
35
70
60
35
ns
ON
L
(Figures 4 and 5)
Turn−Off Time
R = 50 WC, = 35 pF
L
2.5
3.0
5.0
1.3
1.5
2.8
50
40
30
55
50
35
55
50
35
ns
ns
OFF
BBM
L
(Figures 4 and 5)
Minimum Break−Before−Make
Time (Note 6)
V
IS
= 3.0
3.0
1.5
2
15
R = 300 WC
,
= 35 pF
L
L
(Figure 3)
Typical @ 25, V = 5.0 V
CC
C
NC
C
NO
C
NC
C
NO
Off
Off
On
On
NC Off Capacitance, f = 1 MHz
NO Off Capacitance, f = 1 MHz
NC On Capacitance, f = 1 MHz
NO On Capacitance, f = 1 MHz
102
104
322
330
pF
ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)
Typical
255C
6.5
V
V
CC
Symbol
Parameter
Condition
Unit
BW
Maximum On−Channel −3dB
Bandwidth or Minimum Frequency
Response
V
V
= 0 dBm
NC
3.0
MHz
IN
centered between V and GND
IN
CC
(Figure 6)
NO
3.0
3.0
9.5
V
V
Maximum Feed−through On Loss
V
V
= 0 dBm @ 100 kHz to 50 MHz
ONL
IN
centered between V and GND (Figure 6)
−0.05
dB
dB
IN
CC
Off−Channel Isolation (Note 7)
f = 100 kHz; V = 1 V RMS; C = 5 nF
ISO
IS
L
V
centered between V and GND(Figure 6)
3.0
3.0
−65
15
IN
CC
Q
Charge Injection Select Input to
Common I/O (Figures 10 and 11)
V
V
GND, R = 0 W, C = 1 nF
pC
%
IN = CC to
IS
L
Q = C − D V
(Figure 7)
L
OUT
THD
VCT
Total Harmonic Distortion THD +
Noise (Figure 9)
F
IS
= 20 Hz to 100 kHz, R = R
= 600 W, C = 50 pF
3.0
3.0
0.14
−83
L
gen
L
V
IS
= 1 V RMS
Channel−to−Channel Crosstalk
f = 100 kHz; V = 1 V RMS, C = 5 pF, R = 50
W
dB
IS
L
L
V
IN
centered between V and GND (Figure 6)
CC
6. −55°C specifications are guaranteed by design.
7. Off−Channel Isolation = 20log10 (Vcom/Vno) (See Figure 6).
http://onsemi.com
5
NLAS4684
V
CC
DUT
Input
V
Output
50
CC
GND
V
OUT
0.1 m F
t
BMM
W
35 pF
90%
90% of V
OH
Output
Switch Select Pin
GND
Figure 3. tBBM (Time Break−Before−Make)
V
CC
Input
50%
50%
90%
DUT
0 V
V
CC
Output
50
V
OUT
V
0.1 m F
OH
Open
90%
W
35 pF
Output
V
OL
Input
t
t
OFF
ON
Figure 4. tON/tOFF
V
CC
V
CC
Input
50%
50%
DUT
0 V
50
W
Output
V
OUT
V
OH
Open
35 pF
Output
V
10%
10%
OL
Input
t
t
ON
OFF
Figure 5. tON/tOFF
http://onsemi.com
6
NLAS4684
50
W
DUT
Reference
Input
50 W Generator
Transmitted
Output
50
W
Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is
the bandwidth of an On switch. V , Bandwidth and V are independent of the input signal direction.
ISO
ONL
V
V
OUT
IN
= Off Channel Isolation = 20 Log ǒ Ǔ for V
V
V
at 100 kHz
IN
ISO
V
OUT
= On Channel Loss = 20 Log ǒ Ǔ for V
at 100 kHz to 50 MHz
ONL
IN
V
IN
Bandwidth (BW) = the frequency 3 dB below V
= Use V setup and test to all other switch analog input/outputs terminated with 50
ONL
V
CT
W
ISO
Figure 6. Off Channel Isolation/On Channel Loss (BW)/Crosstalk
(On Channel to Off Channel)/VONL
DUT
V
CC
V
IN
Output
Open
GND
C
L
Output
Off
D
V
OUT
Off
On
V
IN
Figure 7. Charge Injection: (Q)
10
1
NC1
0.1
NO1
0.01
1
10
100
1000
10000
100000
FREQUENCY (Hz)
Figure 8. Total Harmonic Distortion Plus Noise Versus Frequency
http://onsemi.com
7
NLAS4684
1.6
1.4
1.2
1
200
NO, V = 5 V
CC
0
−200
−400
−600
−800
Threshold Rising
Threshold Falling
NC, V = 5 V
CC
0.8
0.6
0.4
0.2
0
0
2
4
6
0
2
4
6
V
CC
(V)
V (V)
in
Figure 9. Voltage in Threshold on Logic Pins
Figure 10. Charge Injection versus Vis
70
60
50
40
30
20
10
0
100
90
80
70
60
50
40
30
20
10
0
T−on 2.5 V
T−on
T−off 2.5 V
T−on 3.0 V
T−off 3.0 V T−on 5.0 V
T−off 5.0 V
T−off
−55
−30
−5
20
45
70
95
120
1.8
2.8
3.8
4.8
TEMPERATURE (°C)
V
CC
TEMPERATURE (°C)
Figure 11. T−on / T−off Time versus
Temperature
Figure 12. T−on / T−off Time versus Temperature
1000
1000
100
10
100
Comm / Closed Switch
10
1
1
0.1
0.1
0.01
Open Switch
0.01
0.001
0.001
−55
−5
45
95
−55
−5
45
95
TEMPERATURE (°C)
TEMPERATURE (°C)
Figure 13. NO/NC Current Leakage Off and On,
CC = 5 V
Figure 14. ICC Current Leakage versus
Temperature VCC = 5.5 V
V
http://onsemi.com
8
NLAS4684
3
2.5
2
4.5
4
1.8 V
T = +25°C
A
T = +25°C
A
1.8 V
2.0 V
I
= 100 mA
COM
I
= 100 mA
COM
3.5
3
2.0 V
2.5
2
2.5 V
2.7 V
1.5
1
2.3 V
2.5 V
2.3 V
2.7 V
1.5
1
3.0 V
5.0 V
4.0
5.0 V
0.5
0
3.0 V
0.5
0
0.0
1.0
2.0
3.0
(V)
5.0
0.0
1.0
2.0
3.0
(V)
4.0
5.0
V
V
COM
COM
Figure 15. NC On−Resistance versus
COM Voltage
Figure 16. NO On−Resistance versus
COM Voltage
1.3
1.1
0.9
0.7
0.5
0.3
0.1
0.45
0.4
V
I
= 2.5 V
V
I
= 2.5 V
CC
CC
+85°C
= 100 mA
= 100 mA
COM
COM
+85°C
+25°C
0.35
0.3
+25°C
0.25
0.2
−40°C
−40°C
0.15
0.1
0.0
0.5
1.0
V
1.5
2.0
2.5
0.0
1.0
2.0
V
3.0
4.0
5.0
(V)
(V)
COM
COM
Figure 17. NC On−Resistance versus
COM Voltage
Figure 18. NO On−Resistance versus
COM Voltage
0.35
0.3
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
+25°C
+85°C
+85°C
+25°C
−40°C
0.25
0.2
−40°C
0.15
0.1
V
= 3 V
= 100 mA
CC
V
CC
= 3 V
= 100 mA
I
COM
I
COM
0.0
1.0
2.0
3.0
0.0
1.0
V
2.0
3.0
V
COM
(V)
(V)
COM
Figure 19. NC On−Resistance versus
COM Voltage
Figure 20. NC On−Resistance versus
COM Voltage
http://onsemi.com
9
NLAS4684
0.26
0.24
0.22
0.2
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
+85°C
−40°C
+25°C
+25°C
−40°C
0.18
0.16
0.14
0.12
0.1
+85°C
V
I
= 5 V
V
I
= 5 V
CC
CC
= 100 mA
= 100 mA
COM
COM
0.0
1.0
2.0
3.0
4.0
5.0
0.0
1.0
2.0
3.0
4.0
5.0
V
COM
(V)
V
COM
(V)
Figure 21. NC On−Resistance versus
COM Voltage
Figure 22. NO On−Resistance versus
COM Voltage
0
0
Bandwidth (On − Loss)
Bandwidth (On − Loss)
−1
−1
10
10
0
0
Phase Shift
(Degrees)
Phase Shift
(Degrees)
−10
−10
V
CC
= 3.0 V
V
CC
= 3.0 V
T = 25°C
A
T = 25°C
A
−10
−10
0.001
0.01
0.1
1.0
10
100
0.001
0.01
0.1
1.0
10
100
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 23. NC Bandwidth and Phase Shift
versus Frequency
Figure 24. NO Bandwidth and Phase Shift
versus Frequency
0
0
−10
−10
NC Off−Isolation
NO Off−Isolation
Crosstalk
Crosstalk
V
CC
= 3.0 V
V
CC
= 3.0 V
T = 25°C
A
T = 25°C
A
−100
0.001
−100
0.001
0.01
0.1
1.0
10
100
0.01
0.1
1.0
10
100
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure 25. NC Off Isolation and Crosstalk
Figure 26. NO Off Isolation and Crosstalk
http://onsemi.com
10
NLAS4684
ORDERING INFORMATION
Device
Package
Shipping†
NLAS4684FCT1
Microbump−10
3000 / Tape & Reel
3000 / Tape & Reel
NLAS4684FCT1G
Microbump−10
(Pb−Free)
NLAS4684MNR2
QFN−10
2500 / Tape & Reel
2500 / Tape & Reel
NLAS4684MNR2G
QFN−10
(Pb−Free)
NLAS4684MR2
Micro10
4000 / Tape & Reel
4000 / Tape & Reel
NLAS4684MR2G
Micro10
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
11
NLAS4684
PACKAGE DIMENSIONS
Microbump−10
CASE 489AA−01
ISSUE A
NOTES:
1. DIMENSIONING AND TOLERANCING
PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION:
MILLIMETERS.
3. COPLANARITY APPLIES TO SPHERICAL
CROWNS OF SOLDER BALLS.
4 X
D
A
B
0.10
C
MILLIMETERS
DIM MIN
MAX
A
−−− 0.650
PIN ONE
CORNER
E
A1 0.210 0.270
A2 0.280 0.380
D
E
b
e
D1
E1
1.965 BSC
1.465 BSC
0.250 0.350
0.500 BSC
1.500 BSC
1.000 BSC
A1
A
0.10
C
A2
0.075 C
SEATING
PLANE
C
D1
e
C
B
A
10 X
b
E1
0.15
0.05
C
C
A B
1
2
3
4
e
http://onsemi.com
12
NLAS4684
PACKAGE DIMENSIONS
QFN−10 (DUAL SIDED)
CASE 485C−01
ISSUE O
−X−
A
M
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION D APPLIES TO PLATED TERMINAL
AND IS MEASURED BETWEEN 0.25 AND 0.30 MM
FROM TERMINAL.
−Y−
N
B
4. COPLANARITY APPLIES TO THE EXPOSED PAD
AS WELL AS THE TERMINALS.
2 PL
MILLIMETERS
DIM MIN MAX
3.00 BSC
3.00 BSC
0.80
INCHES
MIN MAX
0.25 (0.010) T
2 PL
A
B
C
D
E
F
0.118 BSC
0.118 BSC
1.00 0.031
0.039
0.012
0.100
0.073
0.20
2.45
1.75
0.30 0.008
2.55 0.096
1.85 0.069
0.25 (0.010) T
G
H
J
0.50 BSC
0.020 BSC
J
R
1.23
1.28 0.048
0.050
0.20 REF
0.008 REF
K
L
0.00
0.35
0.05 0.000
0.45 0.014
0.002
0.018
C
SEATING
PLANE
−T−
M
N
P
R
1.50 BSC
1.50 BSC
0.88 0.93 0.035
0.60 0.80 0.024
0.059 BSC
K
G
0.059 BSC
0.037
0.031
E
H
L
10
F
P
1
10 PL D NOTE 3
M
0.10 (0.004)
T X Y
http://onsemi.com
13
NLAS4684
PACKAGE DIMENSIONS
Micro10
CASE 846B−03
ISSUE C
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION “A” DOES NOT INCLUDE MOLD
FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE
BURRS SHALL NOT EXCEED 0.15 (0.006)
PER SIDE.
−A−
4. DIMENSION “B” DOES NOT INCLUDE
INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION
SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. 846B−01 OBSOLETE. NEW STANDARD
846B−02
−B−
K
G
MILLIMETERS
INCHES
PIN 1 ID
D 8 PL
DIM MIN
MAX
3.10
3.10
MIN
MAX
0.122
0.122
0.043
0.012
M
S
S
A
0.08 (0.003)
T
B
A
B
C
D
G
H
J
2.90
2.90
0.95
0.20
0.114
0.114
1.10 0.037
0.30 0.008
0.50 BSC
0.020 BSC
0.05
0.10
4.75
0.40
0.15 0.002
0.21 0.004
5.05 0.187
0.70 0.016
0.006
0.008
0.199
0.028
K
L
C
0.038 (0.0015)
−T−
SEATING
PLANE
L
H
J
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
For additional information, please contact your
local Sales Representative.
NLAS4684/D
相关型号：
©2020 ICPDF网 联系我们和版权申明