PSMN050-80PS [NXP]
N-channel 80 V 50 mΩ standard level MOSFET; N沟道80 V 50 mΩ的标准电平MOSFET型号: | PSMN050-80PS |
厂家: | NXP |
描述: | N-channel 80 V 50 mΩ standard level MOSFET |
文件: | 总14页 (文件大小:217K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
PSMN050-80PS
N-channel 80 V 50 mΩ standard level MOSFET
Rev. 01 — 10 June 2009
Product data sheet
1. Product profile
1.1 General description
Standard level N-channel MOSFET in TO220 package qualified to 175 °C. This product is
designed and qualified for use in a wide range of industrial, communications and domestic
equipment.
1.2 Features and benefits
High efficiency due to low switching
Suitable for standard level gate drive
and conduction losses
sources
Repetitive avalanche rated
1.3 Applications
DC-to-DC converters
Load switching
Motor control
Server power supplies
1.4 Quick reference data
Table 1.
Symbol Parameter
ID drain current
Quick reference
Conditions
Min
Typ
Max Unit
Tmb = 25 °C; VGS = 10 V;
see Figure 1
-
-
22
A
Dynamic characteristics
QGD gate-drain charge
VGS = 10 V; ID = 25 A;
VDS = 40 V; see Figure 14;
see Figure 15
-
2.3
-
nC
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
2. Pinning information
Table 2.
Pinning information
Pin
1
Symbol Description
Simplified outline
Graphic symbol
G
D
S
gate
mb
D
2
drain
source
3
G
mbb076
S
1
2 3
SOT78
( T O - 2 2 0 A B ; S C - 4 6 )
3. Ordering information
Table 3.
Ordering information
Type number
Package
Name
Description
Version
PSMN050-80PS
TO-220AB;
SC-46
plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead SOT78
TO-220AB
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
2 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
4. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
VDS
Parameter
Conditions
Min
Max
80
Unit
V
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
Tj ≥ 25 °C; Tj ≤ 175 °C
Tj ≥ 25 °C; Tj ≤ 175 °C; RGS = 20 kΩ
-
VDGR
VGS
-
80
V
-20
20
V
ID
VGS = 10 V; Tmb = 100 °C; see Figure 1
VGS = 10 V; Tmb = 25 °C; see Figure 1
tp ≤ 10 µs; pulsed; Tmb = 25 °C
-
16
A
-
22
A
IDM
Ptot
Tstg
Tj
peak drain current
-
88
A
total power dissipation Tmb = 25 °C; see Figure 2
storage temperature
-
56
W
°C
°C
-55
-55
175
175
junction temperature
Source-drain diode
IS
source current
peak source current
Tmb = 25 °C
-
-
22
88
A
A
ISM
tp ≤ 10 µs; pulsed; Tmb = 25 °C
Avalanche ruggedness
EDS(AL)R repetitive drain-source see Figure 3
[1][2]
[3]
-
-
-
J
avalanche energy
EDS(AL)S
non-repetitive
VGS = 10 V; Tj(init) = 25 °C; ID = 22 A; Vsup ≤ 80 V;
18
mJ
drain-source avalanche RGS = 50 Ω; unclamped
energy
[1] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
[2] Repetitive avalanche rating limited by average junction temperature of 170 °C.
[3] Refer to application note AN10273 for further information.
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
3 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
003aad056
03aa16
120
30
ID
P
(%)
der
(A)
80
40
0
20
10
0
0
50
100
150
200
0
50
100
150
200
T
mb (°C)
T
mb
(°C)
Fig 1. Continuous drain current as a function of
mounting base temperature
Fig 2. Normalized total power dissipation as a
function of mounting base temperature
003aad057
102
IAL
(A)
(1)
10
(2)
(3)
1
10-1
10-3
10-2
10-1
1
10
tAL (ms)
Fig 3. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
4 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
5. Thermal characteristics
Table 5.
Symbol
Rth(j-mb)
Thermal characteristics
Parameter
Conditions
Min
Typ
Max
Unit
thermal resistance from see Figure 4
junction to mounting
base
-
-
2.7
K/W
003aad055
10
Zth(j-mb)
(K/W)
1
δ = 0.5
0.2
0.1
0.05
0.02
10-1
10-2
10-3
10-4
tp
δ =
P
T
single shot
t
tp
T
10-6
10-5
10-4
10-3
10-2
10-1
1
tp (s)
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
5 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
6. Characteristics
Table 6.
Symbol
Characteristics
Parameter
Conditions
Min
Typ
Max
Unit
Static characteristics
V(BR)DSS
drain-source
breakdown voltage
ID = 250 µA; VGS = 0 V; Tj = -55 °C
ID = 250 µA; VGS = 0 V; Tj = 25 °C
73
80
1
-
-
-
-
-
-
V
V
V
VGS(th)
gate-source threshold ID = 1 mA; VDS = VGS; Tj = 175 °C;
voltage
see Figure 11; see Figure 12
ID = 1 mA; VDS = VGS; Tj = -55 °C;
see Figure 11; see Figure 12
-
-
4.4
4
V
V
ID = 1 mA; VDS = VGS; Tj = 25 °C;
see Figure 11; see Figure 12
2
3
IDSS
drain leakage current
gate leakage current
VDS = 80 V; VGS = 0 V; Tj = 25 °C
VDS = 80 V; VGS = 0 V; Tj = 100 °C
VGS = -20 V; VDS = 0 V; Tj = 25 °C
VGS = 20 V; VDS = 0 V; Tj = 25 °C
-
-
-
-
-
-
-
-
-
-
1
µA
µA
nA
nA
mΩ
100
100
100
81
IGSS
RDSon
drain-source on-state
resistance
VGS = 10 V; ID = 10 A; Tj = 100 °C;
see Figure 13
VGS = 10 V; ID = 10 A; Tj = 25 °C
[2]
-
-
37
2
51
-
mΩ
RG
internal gate resistance f = 1 MHz
(AC)
Ω
Dynamic characteristics
QG(tot)
total gate charge
ID = 0 A; VDS = 0 V; VGS = 10 V
-
-
9
-
-
nC
nC
ID = 25 A; VDS = 40 V; VGS = 10 V;
see Figure 14; see Figure 15
11
QGS
gate-source charge
ID = 25 A; VDS = 40 V; VGS = 10 V;
see Figure 14; see Figure 15
-
-
3.8
1.9
-
-
nC
nC
QGS(th)
pre-threshold
gate-source charge
QGS(th-pl)
post-threshold
-
1.9
-
nC
gate-source charge
QGD
gate-drain charge
-
-
2.3
5.2
-
-
nC
V
VGS(pl)
gate-source plateau
voltage
VDS = 40 V
Ciss
Coss
Crss
input capacitance
output capacitance
VDS = 12 V; VGS = 0 V; f = 1 MHz;
Tj = 25 °C; see Figure 16
-
-
-
633
100
50
-
-
-
pF
pF
pF
reverse transfer
capacitance
td(on)
tr
td(off)
tf
turn-on delay time
rise time
VDS = 12 V; RL = 0.5 Ω; VGS = 10 V;
RG(ext) = 4.7 Ω
-
-
-
-
9.2
1
-
-
-
-
ns
ns
ns
ns
turn-off delay time
fall time
16
2.4
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
6 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
Table 6.
Symbol
Characteristics …continued
Parameter
Conditions
Min
Typ
Max
Unit
Source-drain diode
VSD
source-drain voltage
IS = 15 A; VGS = 0 V; Tj = 25 °C;
see Figure 17
-
0.86
1.2
V
trr
reverse recovery time
recovered charge
IS = 50 A; dIS/dt = 100 A/µs; VGS = 0 V;
VDS = 40 V
-
-
32
28
-
-
ns
Qr
nC
[1] Tested to JEDEC standards where applicable.
[2] Measured 3 mm from package.
003aad046
003aad047
40
ID
(A)
100
VGS (V) =
5
5.5
10
20
8
RDSon
5.5
(mΩ)
6
6
30
80
60
40
20
8
5
10
20
10
0
20
VGS (V) =
4.5
0
10
20
30
40
0
2
4
6
8
10
ID (A)
VDS (V)
Fig 5. Output characteristics: drain current as a
function of drain-source voltage; typical values
Fig 6. Drain-source on-state resistance as a function
of drain current; typical values
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
7 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
003aad048
003aad052
40
1000
C
ID
Ciss
(pF)
(A)
800
30
600
Crss
20
400
200
0
10
Tj = 175 °C
25 °C
0
0
2
4
6
8
2
4
6
8
10
VGS (V)
V
GS (V)
Fig 7. Source (diode forward) current as a function of
source-drain (diode forward) voltage; typical
values
Fig 8. Input and reverse transfer capacitances as a
function of gate-source voltage; typical values
003aad053
003aad054
35
gfs
100
RDSon
(S)
30
(mΩ)
80
60
40
20
25
20
15
10
5
0
0
10
20
30
40
50
0
5
10
15
20
VGS (V)
ID (A)
Fig 9. Forward transconductance as a function of
drain current; typical values
Fig 10. Drain-source on-state resistance as a function
of gate-source voltage; typical values
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
8 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
03aa32
03aa35
−1
5
10
I
V
D
GS(th)
(V)
(A)
min
typ
max
−2
−3
−4
−5
−6
4
10
10
10
10
10
max
3
2
1
0
typ
min
−60
0
60
120
180
0
2
4
6
T (°C)
j
V
GS
(V)
Fig 12. Sub-threshold drain current as a function of
gate-source voltage
Fig 11. Gate-source threshold voltage as a function of
junction temperature
003aad045
3.0
V
DS
a
2.5
I
D
2.0
1.5
1.0
0.5
0.0
V
GS(pl)
V
GS(th)
V
GS
Q
Q
GS1
GS2
Q
Q
GD
GS
Q
G(tot)
003aaa508
Fig 14. Gate charge waveform definitions
-60 -30
0
30
60
90 120 150 180
Tj (°C)
Fig 13. Normalized drain-source on-state resistance
factor as a function of junction temperature
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
9 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
003aad050
003aad051
10
103
VGS
Ciss
C
(pF)
(V)
8
VDS = 40 V
6
4
2
0
102
Coss
Crss
10
10-1
Q
G (nC)
0
5
10
15
1
10
102
VDS (V)
Fig 15. Gate-source voltage as a function of gate
charge; typical values
Fig 16. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values
003aad049
100
IS
(A)
80
60
40
20
175 °C
Tj = 25 °C
0
0
0.5
1
1.5
V
SD (V)
Fig 17. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
10 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
7. Package outline
Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB
SOT78
E
p
A
A
1
q
mounting
D
1
base
D
(1)
(1)
L
1
L
2
Q
(2)
b
1
L
(3×)
(2)
b
2
(2×)
1
2
3
b(3×)
c
e
e
0
5
10 mm
scale
DIMENSIONS (mm are the original dimensions)
(1)
L
2
(2)
(2)
(1)
1
UNIT
mm
A
A
b
b
b
c
D
D
1
E
e
L
L
p
q
Q
1
1
2
max.
4.7
4.1
1.40
1.25
0.9
0.6
1.6
1.0
1.3
1.0
0.7
0.4
16.0
15.2
6.6
5.9
10.3
9.7
15.0 3.30
12.8 2.79
3.8
3.5
3.0
2.7
2.6
2.2
2.54
3.0
Notes
1. Lead shoulder designs may vary.
2. Dimension includes excess dambar.
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION
ISSUE DATE
IEC
JEDEC
JEITA
08-04-23
08-06-13
SOT78
SC-46
3-lead TO-220AB
Fig 18. Package outline SOT78 (TO-220AB)
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
11 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
8. Revision history
Table 7.
Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
PSMN050-80PS_1
20090610
Product data sheet
-
-
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
12 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
9. Legal information
9.1 Data sheet status
Document status [1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term 'short data sheet' is explained in section "Definitions".
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product
status information is available on the Internet at URL http://www.nxp.com.
Applications — Applications that are described herein for any of these
9.2 Definitions
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) may cause permanent
damage to the device. Limiting values are stress ratings only and operation of
the device at these or any other conditions above those given in the
Characteristics sections of this document is not implied. Exposure to limiting
values for extended periods may affect device reliability.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Terms and conditions of sale — NXP Semiconductors products are sold
subject to the general terms and conditions of commercial sale, as published
at http://www.nxp.com/profile/terms, including those pertaining to warranty,
intellectual property rights infringement and limitation of liability, unless
explicitly otherwise agreed to in writing by NXP Semiconductors. In case of
any inconsistency or conflict between information in this document and such
terms and conditions, the latter will prevail.
9.3 Disclaimers
General — Information in this document is believed to be accurate and
reliable. However, NXP Semiconductors does not give any representations or
warranties, expressed or implied, as to the accuracy or completeness of such
information and shall have no liability for the consequences of use of such
information.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Export control — This document as well as the item(s) described herein may
be subject to export control regulations. Export might require a prior
authorization from national authorities.
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in medical, military, aircraft,
space or life support equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liability for inclusion and/or use of
NXP Semiconductors products in such equipment or applications and
therefore such inclusion and/or use is at the customer’s own risk.
9.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
TrenchMOS — is a trademark of NXP B.V.
10. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
PSMN050-80PS_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 10 June 2009
13 of 14
PSMN050-80PS
NXP Semiconductors
N-channel 80 V 50 mΩ standard level MOSFET
11. Contents
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1
1.1
1.2
1.3
1.4
General description . . . . . . . . . . . . . . . . . . . . . .1
Features and benefits. . . . . . . . . . . . . . . . . . . . .1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
Quick reference data . . . . . . . . . . . . . . . . . . . . .1
2
3
4
5
6
7
8
Pinning information. . . . . . . . . . . . . . . . . . . . . . .2
Ordering information. . . . . . . . . . . . . . . . . . . . . .2
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3
Thermal characteristics . . . . . . . . . . . . . . . . . . .5
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .6
Package outline . . . . . . . . . . . . . . . . . . . . . . . . .11
Revision history. . . . . . . . . . . . . . . . . . . . . . . . .12
9
Legal information. . . . . . . . . . . . . . . . . . . . . . . .13
Data sheet status . . . . . . . . . . . . . . . . . . . . . . .13
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .13
9.1
9.2
9.3
9.4
10
Contact information. . . . . . . . . . . . . . . . . . . . . .13
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2009.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 10 June 2009
Document identifier: PSMN050-80PS_1
相关型号:
PSMN057-200B/T3
TRANSISTOR 39 A, 200 V, 0.057 ohm, N-CHANNEL, Si, POWER, MOSFET, PLASTIC, D2PAK-3, FET General Purpose Power
NXP
©2020 ICPDF网 联系我们和版权申明