PIP3118-B [NXP]
Logic level TOPFET; 逻辑电平TOPFET
| 型号： | PIP3118-B |
| 厂家： | 
NXP |
| 描述： | Logic level TOPFET |
| 文件： | 总6页 (文件大小：32K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Philips Semiconductors
Product specification
Logic level TOPFET
PIP3118-B
DESCRIPTION
QUICK REFERENCE DATA
Monolithic temperature and
overload protected logic level power
MOSFET in TOPFET2 technology
assembled in a 3 pin surface mount
plastic package.
SYMBOL
PARAMETER
MAX.
UNIT
VDS
ID
PD
Tj
Continuous drain source voltage
Continuous drain current
50
20
V
A
Total power dissipation
90
W
Continuous junction temperature
150
˚C
APPLICATIONS
RDS(ON)
IISL
Drain-source on-state resistance
28
mΩ
µA
General purpose switch for driving
Input supply current
VIS = 5 V
650
lamps
motors
solenoids
heaters
FEATURES
FUNCTIONAL BLOCK DIAGRAM
TrenchMOS output stage
Current limiting
Overload protection
DRAIN
Overtemperature protection
Protection latched reset by input
5 V logic compatible input level
Control of output stage and
supply of overload protection
circuits derived from input
Low operating input current
permits direct drive by
O / V
CLAMP
POWER
INPUT
MOSFET
RIG
micro-controller
ESD protection on all pins
Overvoltage clamping for turn
off of inductive loads
LOGIC AND
PROTECTION
SOURCE
Fig.1. Elements of the TOPFET.
PINNING - SOT404
PIN CONFIGURATION
SYMBOL
PIN
1
DESCRIPTION
D
S
mb
TOPFET
input
drain
2
I
P
3
source
2
mb drain
1
3
May 2001
1
Rev 1.000
Philips Semiconductors
Product specification
Logic level TOPFET
PIP3118-B
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)
SYMBOL PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VDS
ID
Continuous drain source voltage1
Continuous drain current
-
-
50
self -
limited
20
5
50
90
175
150
V
A
VIS = 5 V; Tmb = 25˚C
VIS = 5 V; Tmb ≤ 121˚C
δ ≤ 0.1, tp = 300 µs
ID
II
IIRM
PD
Tstg
Tj
Continuous drain current
Continuous input current
Repetitive peak input current
Total power dissipation
-
-5
-50
-
-55
-
A
mA
mA
W
˚C
˚C
Tmb ≤ 25˚C
Storage temperature
Continuous junction temperature2
normal operation
during soldering
Tsold
Case temperature
-
260
˚C
ESD LIMITING VALUE
SYMBOL PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VC
Electrostatic discharge capacitor
voltage
Human body model;
C = 250 pF; R = 1.5 kΩ
-
2
kV
OVERVOLTAGE CLAMPING LIMITING VALUES
At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.
SYMBOL PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
Inductive load turn-off
IDM = 20 A; VDD ≤ 20 V
EDSM
EDRM
Non-repetitive clamping energy
Repetitive clamping energy
T
mb ≤ 25˚C
-
-
350
45
mJ
mJ
Tmb ≤ 95˚C; f = 250 Hz
OVERLOAD PROTECTION LIMITING VALUE
With an adequate protection supply provided via the input pin, TOPFET can protect itself from two types of overload
- overtemperature and short circuit load.
SYMBOL PARAMETER
REQUIRED CONDITION
MIN.
MAX.
UNIT
VDS
Drain source voltage3
4 V ≤ VIS ≤ 5.5 V
0
35
V
THERMAL CHARACTERISTICS
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
Thermal resistance
Rth j-mb
Rth j-a
Junction to mounting base
Junction to ambient
-
-
-
1.25
50
1.39
-
K/W
K/W
minimum footprint FR4 PCB
1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.
2 A higher Tj is allowed as an overload condition but at the threshold Tj(TO) the over temperature trip operates to protect the switch.
3 All control logic and protection functions are disabled during conduction of the source drain diode.
May 2001
2
Rev 1.000
Philips Semiconductors
Product specification
Logic level TOPFET
PIP3118-B
OUTPUT CHARACTERISTICS
Limits are for -40˚C ≤ Tmb ≤ 150˚C; typicals are for Tmb = 25˚C unless otherwise specified
SYMBOL PARAMETER
Off-state
CONDITIONS
MIN. TYP. MAX. UNIT
VIS = 0 V
V(CL)DSS
Drain-source clamping voltage ID = 10 mA
IDM = 4 A; tp ≤ 300 µs; δ ≤ 0.01
VDS = 40 V
50
50
-
-
V
V
60
70
IDSS
Drain source leakage current
-
-
-
100
10
µA
µA
Tmb = 25˚C
0.1
On-state
VIS ≥ 4.4 V; tp ≤ 300 µs; δ ≤ 0.01
RDS(ON)
Drain-source resistance
IDM = 10 A
-
-
-
22
52
28
mΩ
mΩ
Tmb = 25˚C
OVERLOAD CHARACTERISTICS
VIS = 5 V; Tmb = 25˚C unless otherwise specified.
SYMBOL PARAMETER
Short circuit load
CONDITIONS
MIN. TYP. MAX. UNIT
ID
Drain current limiting
VDS = 13 V
28.5
21
43
-
57
65
A
A
4.4 V ≤ VIS ≤ 5.5 V;
-40˚C ≤ Tmb ≤ 150˚C
Overload protection
PD(TO)
TDSC
Overload power threshold
Characteristic time
device trips if PD > PD(TO)
75
200
185
380
250
600
W
µs
which determines trip time1
Overtemperature protection
Tj(TO)
Threshold junction
temperature2
150
170
-
˚C
1 Trip time td sc varies with overload dissipation PD according to the formula td sc ≈ TDSC / ln[ PD / PD(TO)].
2 This is independent of the dV/dt of input voltage VIS.
May 2001
3
Rev 1.000
Philips Semiconductors
Product specification
Logic level TOPFET
PIP3118-B
INPUT CHARACTERISTICS
The supply for the logic and overload protection is taken from the input.
Limits are for -40˚C ≤ Tmb ≤ 150˚C; typicals are for Tmb = 25˚C unless otherwise specified
SYMBOL PARAMETER
VIS(TO) Input threshold voltage
CONDITIONS
MIN. TYP. MAX. UNIT
VDS = 5 V; ID = 1 mA
0.6
1.1
-
2.4
2.1
V
V
Tmb = 25˚C
1.6
IIS
Input supply current
Input supply current
normal operation;
protection latched;
VIS = 5 V
VIS = 4 V
100
80
220
195
400
330
µA
µA
IISL
VIS = 5 V
VIS = 3 V
200
130
400
250
650
430
µA
µA
VISR
tlr
Protection reset voltage1
Latch reset time
reset time tr ≥ 100 µs
VIS1 = 5 V, VIS2 < 1 V
II = 1.5 mA
1.5
10
5.5
-
2
40
-
2.9
100
8.5
-
V
µs
V
V(CL)IS
RIG
Input clamping voltage
Input series resistance2
Tmb = 25˚C
33
kΩ
to gate of power MOSFET
SWITCHING CHARACTERISTICS
Tmb = 25˚C; VDD = 13 V; resistive load RL = 4 Ω. Refer to waveform figure and test circuit.
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
td on
tr
td off
tf
Turn-on delay time
Rise time
VIS = 5 V
-
-
-
-
25
50
60
50
50
µs
µs
µs
µs
100
120
100
Turn-off delay time
Fall time
VIS = 0 V
1 The input voltage below which the overload protection circuits will be reset.
2 Not directly measureable from device terminals.
May 2001
4
Rev 1.000
Philips Semiconductors
Product specification
Logic level TOPFET
PIP3118-B
MECHANICAL DATA
2
Plastic single-ended surface mounted package (Philips version of D -PAK); 3 leads
(one lead cropped)
SOT404
A
A
E
1
mounting
base
D
1
D
H
D
2
L
p
1
3
c
b
e
e
Q
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
D
E
A
A
b
UNIT
c
D
e
L
H
Q
1
1
p
D
max.
4.50
4.10
1.40
1.27
0.85
0.60
0.64
0.46
1.60
1.20
10.30
9.70
2.90 15.40 2.60
2.10 14.80 2.20
mm
11
2.54
REFERENCES
JEDEC
EUROPEAN
PROJECTION
OUTLINE
VERSION
ISSUE DATE
IEC
EIAJ
98-12-14
99-06-25
SOT404
Fig.2. SOT404 surface mounting package1, centre pin connected to mounting base.
1 Epoxy meets UL94 V0 at 1/8". Net mass: 1.4 g
For soldering guidelines and SMD footprint design, please refer to Data Handbook SC18.
May 2001
5
Rev 1.000
Philips Semiconductors
Product specification
Logic level TOPFET
PIP3118-B
DEFINITIONS
DATA SHEET STATUS
DATA SHEET
STATUS1
PRODUCT
DEFINITIONS
STATUS2
Objective data
Development
This data sheet contains data from the objective specification for
product development. Philips Semiconductors reserves the right to
change the specification in any manner without notice
Preliminary data
Qualification
Production
This data sheet contains data from the preliminary specification.
Supplementary data will be published at a later date. Philips
Semiconductors reserves the right to change the specification without
notice, in ordere to improve the design and supply the best possible
product
Product data
This data sheet contains data from the product specification. Philips
Semiconductors reserves the right to make changes at any time in
order to improve the design, manufacturing and supply. Changes will
be communicated according to the Customer Product/Process
Change Notification (CPCN) procedure SNW-SQ-650A
Limiting values
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and
operation of the device at these or at any other conditions above those given in the Characteristics sections of
this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
Philips Electronics N.V. 2001
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the
copyright owner.
The information presented in this document does not form part of any quotation or contract, it is believed to be
accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under patent or other
industrial or intellectual property rights.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices or systems where malfunction of these
products can be reasonably expected to result in personal injury. Philips customers using or selling these products
for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting
from such improper use or sale.
1 Please consult the most recently issued datasheet before initiating or completing a design.
2 The product status of the device(s) described in this datasheet may have changed since this datasheet was published. The latest information is
available on the Internet at URL http://www.semiconductors.philips.com.
May 2001
6
Rev 1.000
相关型号：
PIP3118-B/T3
IC BUF OR INV BASED PRPHL DRVR, PSSO2, PLASTIC, SOT-404, D2PAK-3, Peripheral Driver
NXP
PIP3119-P/T3
IC BUF OR INV BASED PRPHL DRVR, PSFM3, PLASTIC, TO-220AB, SOT-78B, SEP-3, Peripheral Driver
NXP
PIP3121-A
IC 62 A BUF OR INV BASED PRPHL DRVR, PZFM5, PLASTIC, SOT-263B-01, TO-220, 5 PIN, Peripheral Driver
NXP
PIP3122-R
IC 62 A BUF OR INV BASED PRPHL DRVR, PSSO5, PLASTIC, SOT-426, D2PAK-5, Peripheral Driver
NXP
©2020 ICPDF网 联系我们和版权申明