FQ1236L [NXP]

RTMA平方米ñ桌面视频模块; RTMA平方米& ntilde ;桌面视频模块
FQ1236L
型号: FQ1236L
厂家: NXP    NXP
描述:

RTMA平方米ñ桌面视频模块
RTMA平方米& ntilde ;桌面视频模块

文件: 总23页 (文件大小:1397K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Preliminary specification  
FEATURES  
RTMA M /N system reception  
Especially developed for LCD-TV application  
New input configuration (patent pending) results in typically below 5 dB in UHF.  
True 5 V device (low power dissipation)  
Quasi-Split Sound concept Best- in-Class Noise Figure :  
Full frequency range from channel A2 (55.25 MHz) to channel A69 (801.25 MHz)  
PLL controlled tuning  
Programmable PLL step size (31.25 / 50 kHz or 62.5 kHz)  
True-synchronous vision IF demodulator (PLL)  
ٛ .  
ٛ .  
ٛ .  
ٛ .  
ٛ .  
ٛ .  
Ultra linear FM PLL demodulator  
Demodulated video output, AF/MPX sound output, second IF sound output.  
2
ٛ .  
ٛ .  
ٛ .  
ٛ .  
ٛ .  
ٛ .  
I C-bus control of tuning, address selection, AFC status information  
Complies with FCC sub-part 15 section 15.117  
Low profile horizontally mounted metal 70 mm housing  
Environmentally friendly lead-free process used  
Suitable for lead-free wave soldering  
Loopthrough inside  
ORDERING INFORMATION  
TYPE  
DESCRIPTION  
ORDER NUMBERS  
3139 147 22661  
3139 147 22771  
3139 147 22651  
FQ1236LL/F H-3  
FQ1236LL/F V-3  
FQ1236LL/P H-3  
Standard F connector / Horizontal Mount  
Standard F connector / Vertical Mount  
Phono connector / Horizontal Mount  
MARKING  
The following items of information are printed on a sticker that is on the top cover of the tuner:  
.
.
.
.
.
Type number  
Code number  
Origin letter of factory  
Change code  
Year and week code  
DESCRIPTION  
The new FQ1236L/F H-3 belongs to the new family of small size frontends, specially developed for LCD-TV  
application where a low noise and high performance is required. The FQ1236L/F H- 3 combines the functions of  
an all-band TV tuner, and a Quasi-Split Sound IF (QSS) demodulation unit.  
2
The frontends have a built-in digital (I C) PLL tuning system. A DC-DC converter circuit is built-in in the  
FQ1236L MK3 to synthesize the tuning voltage required, thus making the frontend a true 5V device.  
The footprint is identical to the Mk3, but the overall thickess is lower.  
There is a minor difference in software setting compared to FQ1236L Mk3. See Pg 12 and 13.  
INTERMEDIATE FREQUENCIES  
SYSTEM  
M
Picture carrier  
Colour carrier  
Sound carrier  
45.75  
42.17  
41.25  
CHANNEL COVERAGE  
BAND  
FREQUENCY (MHz)  
55.25 to 160.00 MHz  
160.00 to 442.00 MHz  
442.00 to 801.25 MHz  
Low band  
Mid band  
High band  
PINNING  
SYMBOL  
N.C.  
N.C.  
+5V  
SCL  
SDA  
AS_TU  
-
PIN  
1
DESCRIPTION  
(AGC Monitor) Do Not Connect *  
(Tuning Voltage Monitor ) Do Not Connect *  
Supply Voltage Vb, Tuner section  
I²C-Serial Clock  
2
3
4
5
I²C-Serial Data  
6
I²C-Address Select_Tuner part (see Pg18)  
Do Not Connect  
x
-
x
Do Not Connect  
NC  
9
Do Not Connect  
AS_IF  
10  
11  
12  
13  
14  
I²C-Address Select_IF part (See pg 18)  
Second IF sound output  
2nd IF sound  
CVBS  
Composite Video Baseband Signal  
Supply Voltage, IF section  
AF/MPX TV sound output  
Mounting Tags (TH1,TH2,TH3,TH4)  
+5V, IF  
AF/MPX  
GROUND  
* For process use only  
LIMITING VALUES Limiting values under operational conditions  
The tuners are guaranteed to function properly under the following conditions.  
SYMBOL  
PARAMETER  
PIN  
MIN.  
10 M  
TYP.  
MAX.  
UNIT  
VAGC  
AGC Voltage Monitor (not to be  
connected) (See Note 1)  
1
Tuning Voltage Monitor (not to be  
connected)  
Supply Voltage Vb  
Ripple susceptibility (see Note 2)  
20Hz -1kHz  
2
3
VT  
VS  
-
-
-
-
4.75  
5
5.25  
V
2
10  
100  
mVpp  
mVpp  
mA  
1kHz -200kHz  
Supply current @5V  
65  
VSCL  
VSDA  
SCL bus input voltage  
4
5
-0.3  
5.25  
V
SDA Bus input voltage  
SDA Bus current (open collector)  
-0.3  
-1.0  
5.25  
5
V
mA  
AS voltage (see Note 3)  
6
5.25  
V
2nd IF sound output  
- Load impedanceD.C.  
A.C.  
11  
1.0  
1.0  
kΩ  
kΩ  
Composite Video Baseband Signal  
- Load impedanceD.C. (see 10.3)  
(modulus) A.C.  
12  
13  
75  
75  
ns  
- Load time constant  
100  
Supply voltage, IF section  
4.75  
5.25  
V
Ripple susceptibility (see Note 2)  
2
20Hz -1kHz  
1kHz -500kHz  
Current @5V  
mVpp  
mVpp  
mA  
10  
130  
100  
AF output  
- Load impedance D.C.  
A.C.  
14  
100.0  
10.0  
kΩ  
kΩ  
Note 1 : Minimum impedance required is 10M, otherwise AGC voltage is loaded down. For process only.  
Note 2 : Maximum allowable Ripple voltage superimposed on the +5V supply in the frequency range from 20  
Hz to 500 kHz. Criteria : for TV : f<2.12 kHz or AM < 0.28% Note 3 : For detailed information about address  
coding, refer to Application Information.  
Environmental conditions  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN.  
MAX.  
UNIT  
Non-operational Conditions  
Ambient temperature  
Relative humidity  
-25  
+85  
100  
245  
490  
0.35  
C  
%
T
AMB  
RH  
-
-
-
-
Bump acceleration  
Shock acceleration  
Vibration amplitude  
25 g  
m/s2  
m/s2  
mm  
gB  
gS  
50 g  
(10-55 Hz)  
Operational conditions  
Ambient temperature  
Relative humidity  
0
-
+ 70 (1)  
C  
T
AMB  
RH  
95  
%
(1) The typical MTBF is about 20,000 hours at this operational ambient temperature. For every 10 C increase,  
the MTBF is reduced by half.  
OVERALL PERFORMANCE Conditional data  
Unless otherwise specified, all electrical values for “Overall performance” apply at the following conditions.  
SYMBOL PARAMETER  
VALUE  
25  
60 15  
UNIT  
oC  
%
TAMB  
ambient temperature  
5
RH  
VS  
relative humidity  
supply voltage (tuner and IF section)  
aerial source impedance (unbalanced)  
second IF sound output load  
Video output load  
V
5
0.125  
ZS(AE)  
ZIF  
75  
0.5  
75  
100  
kΩ  
VST  
AF1 sound output load  
kΩ  
TUNER CHARACTERISTICS  
EQUIPMENT  
PARAMETER  
VALUE  
UNIT  
DC Voltmeter  
Oscilloscope  
input impedance  
10  
MΩ  
input impedance resistance capacitance  
input impedance  
1 15  
50  
MpF  
Spectrum analyzer  
FET probe  
input impedance resistance capacitance  
10 3.5  
MpF  
RTMA M/N Desktop Video Module FQ1236L MK3  
TEST DIAGRAM  
The frontend characteristics are measured according to the test diagram depicted below :  
Definitions of test signals  
TEST SIGNAL  
FREQ.  
(MHz)  
AMPLITUDE  
MODULATION  
A0: unmodulated vision 477.25  
carrier  
60 dB(µV)  
A1: M -system signal  
with video modulation  
B1: unmodulated main  
477.25  
87.5% (rest carrier 12.5%), 2T-pulse  
and bar, unless otherwise indicated  
60 dB(µV) (top sync.)  
A1 + 4.5  
- 7 dB respectively wrt  
sound carrier M system MHz  
A1  
B2: FM-modulated  
main sound carrier M  
system  
A1 + 4.5  
MHz  
- 7 dB respectively wrt  
A1  
freq.dev.= 25 kHz, mod.freq. 1kHz,  
75 µs pre-emphasis, unless  
otherwise indicated  
AERIAL INPUT CHARACTERISTICS GENERAL CHARACTERISTICS Video and audio characteristics  
SYMBOL PARAMETER  
CONDITIONS  
MIN.  
MAX.  
UNIT  
VSWR  
referred to 75 at RF picture  
carrier frequency  
-
5
antenna terminal  
disturbance  
voltage  
VANT  
Up to 300 MHz  
-
34  
46  
dBµV  
From 300 MHz up to 1 GHz  
SYMBOL PARAMETER  
CONDITIONS  
MIN.  
TYP.  
MAX.  
UNIT  
fb  
frequency range low  
band  
55.25  
160.00  
442.00  
160.00  
442.00  
801.25  
MHz  
MHz  
MHz  
mid band  
high band  
margin  
fb  
low band  
mid/high band  
1.5  
1.5  
MHz  
MHz  
voltage  
gain  
low band  
mid band  
high band  
40  
40  
40  
47  
47  
46  
52  
52  
52  
dB  
dB  
dB  
NF  
Noise Figure low band  
5.5  
5.5  
5.5  
8.0  
8.0  
8.0  
dB  
dB  
dB  
mid band  
high band  
- wanted test signal Fant  
at 60 dBuV  
- unwanted test signal at  
(Fant + 91.5) MHz  
Image rejection  
low band  
αj  
65  
60  
50  
72  
70  
62  
dB  
dB  
dB  
dB  
mid band  
high band  
IF rejection  
Ch A2  
- wanted test signal Fant.  
- unwanted test signal  
A0  
with frequency (FIF,PC - 1)  
MHz  
αIF  
55  
60  
70  
75  
All others  
tlj  
Oscillators lock-in time  
Tuning speed (lock bit,  
CP = 1)  
100  
ms  
KV  
VESD  
ESD protection at the  
terminals  
All terminals of each  
frontend are protected  
against electrostatic  
discharge up to  
2
The products are  
classified  
in category B (MIL-STD-  
883C).  
Fwanted  
Maximum signal  
handling  
100  
107  
-
dBµV  
PARAMETER  
TEST  
SIGNAL  
MIN.  
TYP.  
MAX.  
UNIT  
TEST  
POINT  
BU4  
CVBS output amplitude  
DC level of sync. Pulse  
A1  
A1  
0.7  
1.0  
0.35  
1.3  
Vpp  
V
BU4  
CVBS amplitude response @1 MHz  
2 MHz  
3 MHz  
3.58 MHz  
A1  
A1  
A1  
BU4  
BU4  
BU4  
0.0  
- 0.5  
- 1.0  
- 1.5  
- 2.5  
- 3.5  
dB  
dB  
dB  
Sound Carriers Rejection  
A1 + B1  
A1  
BU4  
BU4  
45  
41  
50  
46  
dB  
dB  
Unweighted CVBS Signal to Noise  
Ratio  
Gain limited sensitivity  
( at -1dB video signal)  
Carrier level of test signal  
Noise Limited Sensitivity (S/N 30dB,  
Unweighted)  
A1  
BU4  
20  
33  
46  
dBµV  
A1 or A2 or  
A3  
A1 or A2 or  
A3  
BU4  
BU5  
41  
dBuV  
dBuV  
2nd Sound IF Level (4.5 MHz)  
90  
103  
PARAMETER  
TEST  
SIGNAL  
MIN.  
TYP.  
MAX.  
UNIT  
TEST  
POINT  
Audio output characteristics  
AF output level (C7=0)  
A1 + B2  
300  
450  
600  
mVrms  
measured via LP 20 kHz filter, RMS  
detector 75µs de-emphasis  
for AF1 at 1 kHz (C5 = 1, C6 = 0)  
THD (Total Harmonic Distortion)  
-
0.2  
60  
0.6  
-
%
Signal-to –Noise ratio  
measured via LP 20 kHz filter, RMS  
detector 75µs de-emphasis  
for AF1 at 1 kHz (C5 = 1, C6 = 0)  
Audio sensitivity (S/N = 40 dB) (C5 =  
1, C6 = 0)  
A1 + B2  
A1 + B2  
BU6  
BU6  
52  
dB  
-
25  
40  
dBµV  
APPLICATION INFORMATION  
DEMONSTRATION KIT  
A demonstration kit is available for the FQ1236L MK3 (software, Application Note and evaluation board). Please contact  
your local Sales Engineer for details about the price and availability  
2
I C PROGRAMMING  
2
For information regarding general aspects of I²C bus control see “The I C- Bus Specifications”, published by Philips  
2
Semiconductors on the website www.philips.semiconductors.com The FQ1236L MK3 contains two I C transceivers, one in  
2
the tuner part and one in the IF part. It is imperative to ensure that both I C devices are programmed correctly according to  
their addresses  
If in doubt, please refer to the demonstration software.  
Tuner Part Programming (Write Mode)  
BIT ALLOCATION (WRITE MODE , R/W = 0).  
Write Data  
MSB  
ACK  
LSB  
Bit 0  
Bit 7  
Bit6  
1
Bit5  
0
Bit4  
0
Bit3  
0
Bit2  
Bit1  
Address Byte ADB  
Divider Byte 1 DB1  
Divider Byte 2 DB2  
Control Byte CB  
1
MA1  
MA0 R/W=0  
A
0
N14  
N6  
CP  
x
N13  
N5  
T2  
x
N12  
N4  
T1  
N11  
N3  
T0  
N10  
N2  
N9  
N1  
N8  
N0  
A
A
A
A
N7  
1
RSA  
P2  
RSB WSB  
Bandswitch Byte BB  
Aux ByteAB(1)  
x
P4  
P3  
P1  
P0  
ATC AL2 AL1 AL0  
0
A
1):AB replace BB When T2,T1,T0=0,1,1  
ADDRESS SELECTION (BYTE ADB)  
Voltage at terminal 6  
Address  
C0  
MA1  
MA0  
0 – 0.5V  
0
0
1
1
0
1
0
1
1.5 – 2.0V  
2.0 – 3.0V  
4.5 – 5.0V  
C2  
C4  
C6  
Note: If the AS pin is left floating, the internal biasing will automatically set the address to C2.  
PROGRAMMABLE DIVIDER SETTING (BYTES DB1 AND DB2)  
Divider ratio: N = FOSC/Fss  
where FOSC = ( FRF + FIF ) and Fss is the step-size set by RSA and RSB as described below.  
N = 8192*N13 + 4096*N12 + 2048*N11 + 1024*N10 + 512*N9 + 256*N8 +  
64*N6 + 32*N5 + 16*N4 + 8*N3 + 4*N2 + 2*N1 + N0  
128*N7 +  
Note: FIF = 45.75 MHz  
CONTROL BYTE CB  
Charge Pump Setting:  
CP can be set to either 0 (low current) or 1 (high current).  
CP = 1, charge pump current = 280uA results in fastest tuning (default mode)  
CP = 0 , charge pump current = 60uA results in moderate speed tuning with slightly better residual oscillator  
Weak Signal Booster  
Warning:  
Set Normal mode = OFF (logic 0) Otherwise tuner overload will  
occur.  
Test Mode Setting:  
T2  
0
0
T1  
0
0
T0  
0
1
Test Mode  
Normal mode (read and write mode bytes allowed)  
Normal mode (read and write mode bytes allowed) (1)  
Charge pump is off  
0
1
0
0
1
1
Byte BB ignored  
1
0
0
Charge pump sinks current  
1
1
0
1
1
0
Charge pump sources current  
½ f ref output from port P3  
1
1
1
½ f ref output from port P3  
(1) Default mode at power-on reset. Reference Divider Ratio Select Bits  
RSA  
RSB  
Reference Frequency/Step Size  
Remarks  
0
1
1
1
31.25kHz  
62.5kHz  
Slow picture search  
Normal picture search  
BANDSWITCHING BYTE BB  
PORTS  
P0  
1
P1  
0
P2  
0
P3  
0
P4  
0
LOW BAND  
MID BAND  
0
0
1
1
0
0
0
1
0
0
0
1
0
0
0
HIGH BAND  
Ch 6 FM trap ON If  
required (Low Band)  
Tuner Part Programming (Read Mode)  
BIT ALLOCATION (READ MODE R/W = 1)  
MSB  
Bit 7  
LSB  
Bit 0  
ACK  
Bit 6  
1
Bit 5  
0
Bit 4  
0
Bit 3  
0
Bit 2  
MA1  
Bit 1  
MA0 R/W=1  
Address Byte ADB  
Status Byte SB  
1
A
POR FL  
1
1
1
A2  
A1 A0  
A
The following data can be read from the device through the status byte:  
POR (power on reset): POR is internally set to 1 in case Vcc drops below 3V. The POR bit is reset when an  
end of data is detected by the PLL-IC.  
FL: in lock flag (FL = 1 when the phase lock loop is in lock).  
The loop must be phase-locked during at least 8 periods of the internal 7.8125 kHz reference-frequency (i.e.  
1 msec) before the FL flag is internally set to 1.  
A2, A1, A0 : Not used.  
IF Part Programming (Write Mode)  
2
The IF uses the new TDA9885 demodulation IC from Philips Semiconductors. I C Bus Control –format to WRITE (slave  
receives data)  
BIT  
FUNCTION  
S
START condition  
Standard SLAVE ADDRESS  
100 0011X where X is the value of R/W  
Write Mode  
R/W = 0  
A
acknowledge, generated by slave  
See table below  
SUBADDRESS (SAD)  
DATA  
P
Bytes B, C and E (described below)  
STOP condition  
* Slave Address  
Value (hex)  
86  
84  
A6  
1
1
A5  
0
0
A4  
0
0
A3  
0
0
A2  
0
0
A1  
1
1
A0  
1
0
R/W  
0
0
nd  
Default address = 86 (hex) pin 10 open Alternate address = 84 (hex), 2 tuner for PIP application, connect pin 10 with 2K2  
resistor to ground.  
SUB ADDRESS BYTE (SAD, first byte after slave address)  
MSB  
D7  
LSB  
D0  
DATA BYTE  
D6  
D5  
D4  
D3  
D2  
D1  
FOLLOWING SAD  
SWITCHING (B DATA)  
ADJUST (C DATA)  
DATA (E DATA)  
0
0
0
0
0
0
X
0
0
X
0
0
X
0
0
X
0
0
0
0
1
0
1
0
DESCRIPTION OF THE BITS OF THE VARIOUS DATA BYTES  
DATA BYTE  
B DATA  
BIT  
SUBADDRESS  
SWITCHING  
SWITCHING  
SWITCHING  
SWITCHING  
SWITCHING  
SWITCHING  
SWITCHING  
ADJUST  
FUNCTION  
B0  
video mode (sound trap) *  
auto mute FM  
B1  
B2  
carrier mode  
B3 and B4  
B5  
TV standard positive/negative modulation (B3=0)  
forced mute audio  
not used  
B6  
B7  
not used  
Co to C4  
C5 to C6  
C7  
TOP adjustment  
de-emphasis  
audio gain  
C DATA  
ADJUST  
ADJUST  
E0 and E1  
DATA  
standard sound carrier  
E2 to E4  
E5  
DATA  
DATA  
DATA  
DATA  
standard video IF  
E DATA  
VIF, SIF and tuner minimum gain  
L standard PLL gating HIGH  
VIF-AGC  
E6  
E7  
* For FQ1236L Mk3, this bit is set to B0 = 0 (For FQ1236L Mk5, this bit is set to B0 = 1)  
For convenience, the programming has been consolidated as a single table.  
B, C, E, bytes are put into sequence below, the typical reader reads from left to right.And since AGC TOP  
is not in use, change the bits to “x”  
Video Trap Bypass  
Auto Mute FM  
Carrier Mode  
B0  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
C0  
C1  
C2  
C3  
C4  
C5  
C6  
C7  
E0  
E1  
E2  
E3  
E4  
E5  
E6  
E7  
1
1
1
0
1
0
X
X
X
X
X
FM Mode  
TV Modulation  
Forced Mute Audio  
OP1 (Not used)  
OP2 (Not used)  
1
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
0
0
0
1
1
0
0
0
0
1
0
0
0
1
0
TOP Adjustment  
De-Emphasis  
De-Emphasis Time  
Audio Gain  
Sound Intercarrier  
Video IF  
IF Gain  
L/L’ PLL Gating  
VIF AGC Output  
0
Force  
Audio  
Mute  
Description  
Bits  
M
IF Part Programming (Read Mode)  
2
The IF uses the new TDA9885 demodulation IC from Philips Semiconductors. I C Bus Control –format to READ (slave  
transmits data)  
BIT  
FUNCTION  
S
START condition  
Standard SLAVE ADDRESS  
100 0011X where X is the value of R/W  
Read Mode  
R/W = 1  
A
acknowledge, generated by slave  
DATA  
AN  
Byte D (described below)  
acknowledge not, generated by the master  
P
STOP condition, generated by the master  
The master generates an acknowledge when it has received the dataword READ. The master next generates an  
acknowledge, then slave begins transmitting the dataword READ, and so on until the master generates no acknowledge and  
transmits a STOP condition.  
Byte D (Transmitted byte after read condition - Status Register)  
MSB  
D7  
AFCWIN  
LSB  
D0  
FUNCTION  
READ  
D6  
D5  
D4  
D3  
D2  
D1  
VIFL  
FMIFL  
AFC4  
AFC3  
AFC2  
AFC1  
PONR  
PONR = 1 After power-on reset or after supply breakdown PONR = 0 After a successful reading of the status register  
VIFL = 1 Video IF level HIGH VIFL = 0 Video IF level LOW  
AFCWIN = 1 FVIF inside AFC Window (within +/1.6MHz) AFCWIN = 0 FVIF outside AFC Window (everywhere else) AFC  
STATUS It is possible to monitor the AFC status via the D1-D4 bits.  
Function  
Bits  
AFC FVIF vs F0 (1)  
FVIF £ F0 -187.5 kHz  
FVIF = F0 -162.5 kHz  
FVIF = F0 -137.5 kHz  
FVIF = F0 -112.5 kHz  
FVIF = F0 -87.5 kHz  
FVIF = F0 -62.5 kHz  
FVIF = F0 -37.5 kHz  
FVIF = F0 -12.5 kHz  
FVIF = F0 + 12.5 kHz  
FVIF = F0 + 37.5 kHz  
FVIF = F0 + 62.5 kHz  
FVIF = F0 + 87.5 kHz  
FVIF = F0 + 112.5 kHz  
FVIF = F0 + 137.5 kHz  
FVIF = F0 + 162.5 kHz  
FVIF ‡ F0 + 187.5 kHz  
D4  
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
D3  
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
D2  
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
D1  
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
Note  
1. F0 = nominal FVIF  
PROGRAMMING EXAMPLES  
Example 1: To tune to Ch A14 (471.25 MHz) in high band  
Fosc = 471.25 + 45.75 = 517.00 MHz N = (517.00 MHz) / (62.5 kHz) = 20 50 (Hexadecimal) So DB1 = 20 H and DB2 = 50 H  
CB = 86H if CP is set to low or CB = C6H if CP is set to high BB = 44 H (because of high band selected).  
Example 2 : To tune to M system program at Ch A2 (471.25 MHz, FM Trap Bypassed)  
2
LOADING OF I C BUS  
The FQ1236L MK3 contains series impedances in the SCL and SDA as shown in the diagram below. Both lines also have  
capacitive loads of C= 22 pF max. Care must be taken to ensure that the total load on the bus does not exceed that as  
2
mentioned in the brochure "The I C-Bus Specifications".  
AUDIO EMPHASIS  
The audio de-emphasis (75 us) is set by the bits C5 and C6  
C5=0 de-emphasis OFF  
C5=1 de-emphasis ON  
C6=1 50us  
C6=0 75 us  
Please note that de-emphasis should always be switched off for BTSC or SAP applications. This to avoid such information  
riding above the audio spectrum but on the AF output from being filtered off by the deemphasis filter.  
CVBS LOAD / TUNING VOLTAGE SUPPLY  
A video buffer is built into the frontend to enable the unit to drive a 75 load directly (e.g. into the SAA711x directly). A  
DC-DC converter for providing the required tuning voltage supply is already built into the FQ1236L MK3  
PIP APPLICATION  
The FQ1236L has a second user-defined address for the IF circuit. By setting a 2K2 resistor at pin 10, the IF IC address is  
set to # 84. In the same manner, with a 1K resistor to ground at pin 6, the tuner is set to an address of # C0. The other  
FQ1236L Mk 5 remains unchanged with an adresss of # C2 and # 86 respectively. An example is shown below.  
RTMA M/N Desktop Video Module FQ1236L MK3  
CVBS Output level  
VIDEO SIGNAL TO NOISE RATIO  
Video Signal-to-Noise Ratio (unweighted) @Ch 14  
SNR dB  
50 45 40 35 30 25 20 15  
30 40 50 60 70 80 90100 Input Level dBuV  
D
13.8  
C
13.8  
6.9  
7.7  
PHILIPS  
0.5  
2.4  
2.4  
4.45  
0.6  
13*4.45=57.85  
65.5  
3.4  
5
5
13.35  
83.35  
14 13 12 11 10  
9
8
7
6 5 4 3 2 1  
Document revision history  
Rev #  
a
Date  
Approved by  
Remarks  
04-04-30  
Toh Kong Lim  
Draft created by Toh Kong Lim  
Updating of application information FM trap setting added  
in Pg 12 Updated mechanical drawings Changed to SV21  
b
b
04-06-07  
04-06-17  
Toh Kong Lim  
Trigger by Toh Kong Lim Updating Mechancial drawings  
Toh Kong Lim  
RTMA M/N Desktop Video Module FQ1236L MK3  
DEFINITIONS  
Data sheet status  
Objective specification  
This data sheet contains target or goal specifications for product development.  
This data sheet contains preliminary data; supplementary data may be published  
later.  
Preliminary specification  
Product specification  
This data sheet contains final product specification.  
Application Information  
Where application information is given, it is advisory and does not form part of the specification  
LIFE SUPPORT APPLICATIONS  
These products are not designed for use in life support appliances, devices, or systems where malfunction of these products  
can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such  
applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or  
sale.  
2
PURCHASE OF PHILIPS I C COMPONENTS  
RF Solutions Sales Offices  
Refer to : Internet: www.rfsolutions.philips.com  
© Philips Electronics N.V. 2004. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the  
copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and  
reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication  
thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.  

相关型号:

FQ1412-RM6

Ferrite Cores
NEC

FQ14N90

900V N-Channel MOSFET
FAIRCHILD

FQ1916-RM8

Ferrite Cores
NEC

FQ1N50C

500V N-Channel MOSFET
FAIRCHILD

FQ2400005

Parallel - Fundamental Quartz Crystal, 24MHz Nom,
DIODES

FQ2418-RM10

Ferrite Cores
NEC

FQ245L10PF

FIFO, 4KX18, 6.5ns, Synchronous, CMOS, PQFP64,
AMICC

FQ245L10PFI

FIFO, 4KX18, 6.5ns, Synchronous, CMOS, PQFP64,
AMICC

FQ245L20PFI

FIFO, 4KX18, 12ns, Synchronous, CMOS, PQFP64,
AMICC

FQ2500016

Parallel - Fundamental Quartz Crystal, 25MHz Nom,
DIODES

FQ3225B

All Quartz SMD Crystal
FOX

FQ3225B-12.000

Resin Sealed SMD Crystal
FOX