AU5783D [NXP]

J1850/VPW transceiver with supply control function; J1850 / VPW收发器,电源控制功能
AU5783D
型号: AU5783D
厂家: NXP    NXP
描述:

J1850/VPW transceiver with supply control function
J1850 / VPW收发器,电源控制功能

驱动程序和接口 接口集成电路 光电二极管
文件: 总14页 (文件大小:119K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
AU5783  
J1850/VPW transceiver with  
supply control function  
Objective specification  
1999 May 11  
Philips  
Semiconductors  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
FEATURES  
DESCRIPTION  
The AU5783 is a line transceiver being primarily intended for  
in-vehicle multiplex applications. It provides interfacing between a  
J1850 link controller and the physical bus wire. The device supports  
the SAE/J1850 VPWM standard with a nominal bus speed of 10.4  
kbit/s. For data upload and download purposes the 4X transmission  
mode is supported with a nominal bus speed of 41.6 kbit/s. The  
AU5783 provides protection against loss of ground conditions, thus  
ensuring the network will be operational in case of an electronic  
control unit loosing connection to ground potential. Low power  
operation is supported through provision of a sleep mode with very  
low power consumption. In addition an external voltage regulator  
can be turned off via the AU5783 transceiver to further reduce the  
overall power consumption. The voltage regulator will be activated  
again upon detection of bus activity or upon a local wake-up event.  
Supports SAE/J1850 VPW standard for in-vehicle class B  
multiplexing  
Bus speed 10.4 kbit/s nominal  
Drive capability 32 bus nodes  
Low RFI due to output waveshape function  
Direct battery operation with protection against +40V load dump  
and 8 kV ESD  
Bus terminals proof against automotive transients up to  
+100V/–150V and 8kV ESD  
Power supply enable function  
Very low sleep mode power consumption  
4X transmission mode (41.6 kbit/s)  
Diagnostic loop-back mode  
Thermal overload protection  
14-pin SOIC  
ORDERING INFORMATION  
PACKAGE  
DESCRIPTION  
TEMPERATURE  
RANGE  
TYPE NUMBER  
NAME  
VERSION  
plastic small outline package; 14 leads; body width 3.9 mm;  
packed in tubes  
AU5783D  
SO14  
SO14  
SOT108-1  
–40 to +125 °C  
–40 to +125 °C  
plastic small outline package; 14 leads; body width 3.9 mm;  
shipped on tape and reel  
AU5783D-T  
SOT108-1  
QUICK REFERENCE DATA  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN.  
TYP.  
MAX.  
UNIT  
V
Operating supply voltage  
Operating ambient temperature range  
Battery voltage  
7
12  
16  
V
BAT.op  
T
amb  
–40  
+125  
+40  
8.0  
4.2  
90  
°C  
V
V
BAT.ld  
load dump, 1s  
V
V
Bus output voltage  
250< R < 1.6 kΩ  
6.5  
V
BOH  
L
Bus input threshold  
3.55  
V
BI  
I
t
t
Sleep mode supply current  
Propagation delay  
µA  
µs  
µs  
BAT.lp  
Tx to Rx  
25  
P
r
Bus output rise time  
14  
2
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
BLOCK DIAGRAM  
BATTERY (+12V)  
BAT  
VOLTAGE  
TEMP.  
R/F  
REFERENCE  
PROTECTION  
Rs  
TX–  
OUTPUT  
BUFFER  
TX  
BUS  
BUFFER  
NSTB  
MODE  
Rld  
CONTROL  
4X/LOOP  
Vcc (+5V)  
1.6V  
Rd  
LOAD  
LOAD  
SWITCH  
RX  
VOLTAGE  
REFERENCE  
Vbat  
INH  
WAKE-UP  
CONTROL  
AU5783  
LWAKE  
GND  
SL01224  
Figure 1. Block diagram  
3
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
PINNING  
Pin configuration  
FUNCTIONAL DESCRIPTION  
The AU5783 is an integrated line transceiver IC that interfaces an  
SAE/J1850 protocol controller IC to the vehicle’s multiplex bus line.  
It is primarily intended for automotive “Class B” multiplexing  
applications in passenger cars using VPW (Variable Pulse Width)  
modulated signals with a nominal transmission speed of 10.4 kbit/s.  
The device provides transmit and receive capability as well as  
protection to a J1850 electronic module.  
1
14  
13  
12  
11  
10  
9
GND  
N.C.  
R/F  
2
3
4
5
6
7
GND  
4X/LOOP  
NSTB  
TX  
BUS  
A J1850 link controller feeds the transmit data stream to the  
transceiver’s TX input. The AU5783 transceiver waveshapes the TX  
data input signal so as to minimize electromagnetic emission. The  
bus output signal features controlled rise & fall characteristic  
including rounded shape. A resistance being connected to the R/F  
control input sets the bus output slew rate.  
LOAD  
INH  
AU5783  
LWAKE  
BAT  
RX  
The LOAD output is connected to the physical bus line via an  
N.C.  
8
external load resistor R . The load resistor pulls the bus line to  
ld  
SO14  
ground potential being the default state e.g. when no transmitter  
outputs an active state. This output ensures the J1850 network will  
not be affected by a potential loss of ground condition at an  
individual electronic control unit.  
SL01225  
Figure 2. Pin configuration  
The AU5783 includes a bus receiver with filter function to minimize  
susceptibility against interference. The logic state of the J1850 bus  
signal is indicated at the RX output being connected to the J1850  
link controller.  
Pin description  
SYMBOL  
PIN  
DESCRIPTION  
The AU5783 also provides advanced low-power modes to help  
minimize ignition-off power consumption of an electronic control unit.  
The bus receiver function is kept alive in the low-power modes. If an  
active state is being detected on the bus line this will be indicated  
via the RX output. By default the AU5783 enters the low-power  
standby mode when the mode control inputs NSTB and 4X/LOOP  
are not driven.  
R/F  
1
Rise/fall time control input; connect to  
ground potential via a resistor  
GND  
2
3
Ground  
4X/LOOP  
Tx mode control input; low: normal mode;  
high: 4X mode; float: loopback  
NSTB  
4
Network STandBy power control input;  
low: transmit function disabled (low power  
modes); high: transmit function enabled  
Ignition-off current draw can be reduced further by turning off the  
voltage regulator being typically provided in an electronic control  
unit. This is supported by the activity indication function of the  
AU5783. In this application the activity indication flag INH will control  
external devices such as a voltage regulator. To turn-off the INH flag  
and thus the voltage regulator, the go to sleep command needs to  
be applied to the Network Standby power control input,  
e.g., NSTB = 0. The INH output is turned off after the sleep time-out  
period thereby, reducing the power consumption of an electronic  
control unit to an extremely low level.  
TX  
RX  
5
6
Transmit data input; low: transmitter  
passive; high: transmitter active  
Receive data output; low: active bus  
condition detected; high: otherwise  
N.C.  
7
8
Not connected  
BAT  
Battery supply input, 12V nominal  
Local wake-up input, edge sensitive  
LWAKE  
INH  
9
10  
Activity indication flag (inhibit) output high  
side driver; e.g., to control a voltage  
regulator. Active high enables the  
regulator  
The activity indication flag INH will be turned on again upon  
detection of a remote wake-up condition (i.e. bus activity) or upon  
detection of a local wake-up condition or a respective command  
from the microcontroller. A local wake-up condition is detected when  
an edge occurs at the wake-up input LWAKE. The INH flag will also  
be turned on upon detection of a high input level at the mode control  
input NSTB. Activation of the INH output enables external devices  
e.g., a voltage regulator. This condition will power-up logic devices  
e.g., a microcontroller in order to perform appropriate action,  
e.g., activation of the AU5783 and the J1850 network.  
LOAD  
BUS  
11  
12  
Bus load in/output  
Bus line transmit/receive input/output,  
active high side driver  
N.C.  
13  
14  
Not connected  
Ground  
GND  
The AU5783 provides a high-speed data transmission mode where  
the bus output waveshape function is disabled. In this mode transmit  
signals are output as fast as possible thus allowing higher data  
rates, e.g. the so-called 4X mode with 41.6 kbit/s nominal speed.  
The AU5783 also provides a loop-back mode for diagnostic  
purpose, e.g. self-test of an electronic control unit. In loop-back  
mode the bus transmit and receive functions are disabled thus  
4
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
essentially disconnecting an electronic control unit from the J1850  
bus line. The TX signal is internally looped back to the RX output.  
voltage as well as typical automotive transients and electrostatic  
discharge. In addition, an over-temperature shutdown function with  
hysteresis is incorporated which protects the device under network  
fault conditions. In case of the die temperature reaching the trip  
point, the AU5783 will latch-off the transceiver function. The device  
is reset on the first rising edge on the TX input after a decrease in  
the junction temperature.  
The AU5783 features special robustness at its BAT and BUS pins  
hence the device is well protected for applications in the automotive  
environment. Specifically the BAT input is protected against 40V  
load dump and jump start condition. The BUS output is protected  
against wiring fault conditions e.g. short circuit to ground and battery  
Table 1. Control input summary  
Z = Input connected to high impedance permitting it to float. Typically accomplished by turning off the output of a microcontroller.  
X = Don’t care; The input may be at either logic level.  
NSTB  
4X/LOOP  
TX  
Mode  
Bus  
transmitter  
BUS  
RX (out)  
INH  
1
1
0
0
1
0
normal operation  
normal operation  
active  
high  
float  
low  
high  
high  
passive  
bus state,  
Note 2  
1
1
1
1
1
0
4X transmit  
4X transmit  
active  
high  
float  
low  
high  
high  
passive  
bus state,  
Note 2  
1
1
Z
Z
X
1
0
loop-back  
loop-back  
passive  
passive  
off  
float  
float  
float  
low  
high  
high  
high  
high  
0 or Z  
X
standby (default state after power on),  
Note 1  
bus state,  
Note 5  
1 –> 0  
0 or Z  
X
X
X
X
go to sleep command, Note 4  
off  
off  
float  
float  
bus state,  
Note 5  
float, Note 3  
float  
sleep, Note 4  
bus state,  
Note 5  
NOTES:  
1. After power-on, the AU5783 enters standby mode since the input pins NSTB and 4X/LOOP are assumed to be floating. In standby mode the  
voltage regulator is enabled via the INH output, and therefore power is supplied to the microcontroller. When the microcontroller begins  
operation it will normally set the control inputs NSTB high and 4X/LOOP to low state in order to start normal operation of the AU5783.  
2. RX outputs the bus state. If the bus level is below the receiver threshold (i.e., all transmitters passive), then RX will be high. Otherwise, if the  
bus level is above the receiver threshold (i.e., at least one transmitter is active), then RX will be low.  
3. INH is turned off after a time-out period.  
4. For entering the sleep mode (e.g., to deactivate INH), the “Go To Sleep” command needs to be applied. The “Go To Sleep” command is a  
high-to-low transition on the NSTB input. When the “Go To Sleep” command is present, the INH flag is deactivated. This signal can be used  
to turn-off the voltage regulator of an electronic module. After the voltage regulator is turned off the microcontroller is no longer supplied and  
the NSTB input will be floating. The INH output will be set again upon detection of bus activity or occurrence of a local wake-up event.  
5. In standby and sleep mode, the detection of a wake-up condition (e.g., high level on BUS) will be signalled on the output RX.  
5
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
ABSOLUTE MAXIMUM RATINGS  
According to the IEC 134 Absolute Maximum System.  
Operation is not guaranteed under these conditions; all voltages are referenced to pin GND; positive currents flow into the IC; unless otherwise  
specified.  
SYMBOL  
PARAMETER  
Voltage on pin BAT  
CONDITIONS  
MIN.  
–0.3  
MAX.  
+34  
UNIT  
V
BAT  
V
V
Short-term supply voltage  
load dump, t < 1s  
+40  
V
V
BAT.ld  
BAT.tr  
V
Transient voltage on pin BAT and pin  
LWAKE  
SAE J1113 test pulses 3A and 3B,  
Rwake > 9 kΩ  
–150  
+100  
V
B0  
V
B1  
V
B.tr  
Bus voltage  
V
< 2V, R > 1.4 kΩ  
–16  
+18  
V
V
V
BAT  
BAT  
ld  
Bus voltage  
V
> 2V, R > 1.4 kΩ  
–10  
+18  
ld  
Transient bus voltage  
SAE J1113, test pulses 3A and 3B,  
coupled via C = 1 nF; R > 1.4 kΩ  
–150  
+100  
ld  
V
WKE  
V
WKR  
V
INH  
V
I
Voltage on pin LWAKE  
Voltage on pin LWAKE  
DC voltage on pin INH  
–0.3  
–16  
+14  
+34  
+14  
7.0  
V
V
V
V
via series resistor of Rwake > 9 kΩ  
–0.3  
–0.3  
DC voltage on pins TX, RX, NSTB,  
4X/LOOP, R/F  
ESD  
ESD capability of pins BAT, BUS, LOAD  
and LWAKE  
Human body model, direct contact  
discharge, R = 1.5 k, C = 100 pF,  
–8  
–2  
+8  
+2  
kV  
kV  
HBM1  
HBM2  
R
> 1.4 k; Rwake > 9 kΩ  
ld  
ESD  
ESD capability of all pins  
Human body model, direct contact  
discharge, R = 1.5 k, C = 100 pF  
P
Maximum power dissipation  
Thermal impedance  
@ T  
= +125 °C  
205  
mW  
°C/W  
°C  
tot  
amb  
Θ
with standard test PCB  
120  
JA  
T
amb  
Operating ambient temperature  
Operating junction temperature  
Storage temperature  
–40  
–40  
–40  
+125  
+150  
+150  
T
vj  
°C  
T
stg  
°C  
6
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
DC ELECTRICAL CHARACTERISTICS  
7V < V  
< 16V; –40 °C < T < +125 °C; 250W < R < 1.6 k; 1.4 k< R < 12 k;  
amb L ld  
BAT  
–2V < V  
< +9V; NSTB = 5V; 4X/LOOP = 5V; R = 56 k; RX connected to +5V via R = 3.9 k; INH loaded with 100 kto GND;  
bus  
s
d
LWAKE connected to BAT via 10 kresistor; all voltages are referenced to pin 14 (GND); positive currents flow into the IC;  
typical values reflect the approximate average value at V = 13V and T = 25 °C; unless otherwise specified.  
BAT  
amb  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN.  
TYP.  
MAX.  
UNIT  
Pin BAT & thermal shutdown  
I
I
I
I
I
Sleep mode supply current  
Standby mode supply current Note 6  
Supply current; passive state TX = 0V; LWAKE = 0V  
Note 6  
90  
210  
3
µA  
µA  
mA  
mA  
mA  
°C  
BAT.sl  
BAT.sb  
BAT.p  
BAT.wl  
BAT.fl  
Supply current; weak load  
Supply current; full load  
TX = 5V, R = 1.38 k, Note 7  
16  
45  
190  
L
TX = 5V, R = 250Ω  
L
T
Thermal shutdown  
temperature  
Note 7  
155  
5
sd  
T
Thermal shutdown hysteresis Note 7  
15  
°C  
hys  
Pins TX, NSTB  
V
V
High level input voltage  
Low level input voltage  
2.7  
V
ih  
il  
0.9  
200  
50  
V
I
I
I
TX high level input current  
NSTB high level input current  
Low level input current  
V
V
= 5V  
50  
10  
–2  
µA  
µA  
µA  
ihtx  
ihnstb  
il  
TX  
= 5V  
NSTB  
V = 0V  
i
+2  
Pin 4X/LOOP  
V
High level input voltage (High NSTB = 5V  
Speed Mode)  
2.7  
V
ih  
ilb  
il  
I
ih  
High level input current  
V
4X  
= 5V, NSTB = 5V  
50  
200  
1.9  
µA  
V
Mid level input voltage (Loop NSTB = 5V  
back operation)  
1.3  
V
I
ilb  
Loopback mode input current NSTB = 5V  
–10  
+10  
µA  
V
Low level input voltage  
(Normal Mode)  
NSTB = 5V  
+0.7  
V
–I  
–I  
Low level input current  
V
V
= 0V, NSTB = 5V  
= 0V, NSTB = 0V  
50  
–5  
200  
+5  
µA  
µA  
il  
4X  
Low level input current in  
standby and sleep mode  
ils  
4X  
Pin LWAKE  
V
V
Local wake-up high  
Local wake-up low  
Low level input current  
NSTB = 0V  
NSTB = 0V  
3.9  
5
V
i_wh  
i_Wl  
2.5  
25  
V
–I  
V
= 0V  
µA  
I_w  
LWAKE  
Pin INH  
–I  
INH high level output current  
INH off-state output leakage  
V
= V  
– 1V;  
< 16V  
120  
500  
µA  
oh_inh  
INH  
BAT  
BAT  
4.9V < V  
–I  
ol_inh  
V
INH  
= 0V; NSTB = 0V  
–5  
+5  
µA  
V
Power-on reset release  
voltage; Battery voltage  
threshold for setting INH  
output  
NSTB = 1V, BUS = 0V,  
3.5  
4.4  
V
bat_POR  
V
BAT  
V
BAT  
= 3.5V, verify INH = 0;  
= 4.4V, verify INH = 1  
Pin RX  
V
ol_rx  
Low level output voltage  
I
= 1.6 mA, BUS = 7V,  
0
0.45  
V
RX  
all modes  
I
I
Low level output current  
High level output leakage  
V
= 5V, BUS = 7V  
2
20  
mA  
ol_rx  
RX  
RX  
V
= 5V, BUS = 0V, all modes  
–10  
+10  
µA  
oh_rx  
7
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
SYMBOL  
Pin BUS  
PARAMETER  
CONDITIONS  
MIN.  
TYP.  
MAX.  
UNIT  
V
BUS voltage; active  
TX = 5V; Note 8  
8.3V<V < 16V;  
6.5  
8.0  
8.0  
V
BOh  
BAT  
250< R < 1.6kΩ  
L
V
BOhl  
BUS voltage; low battery  
BUS short circuit current  
TX = 5V; Note 8  
V
BAT  
–1.8  
V
5.5V<V  
< 8.3V;  
BAT  
250< R < 1.6kΩ  
L
–I  
–I  
TX = 5V; V  
= –2V  
35  
100  
+50  
mA  
BO.LIM  
BUS  
BUS leakage current;  
passive state  
TX = 0V; 0V < V  
< 16V;  
–50  
µA  
BO.LK1  
BAT  
–2V < V  
< +9V  
BUS  
–I  
–I  
,
BUS current with loss of  
battery  
V
< 2V; –2V < V < +9V  
BUS  
–50  
–50  
–20  
4.2  
+50  
µA  
µA  
µA  
V
BO.LK0  
BO.LK5  
BAT  
–I  
–I  
,
BUS leakage current; loop  
back mode  
TX = 0V or 5V; 0V<V  
–2V < V  
<16V;  
BAT  
+50  
BO.LKLB0  
BO.LKLB5  
< +9V  
BUS  
–I  
LOG  
BUS leakage current at loss  
of ground  
0V < V  
< 16V; see test circuit  
BAT  
+100  
V
V
V
V
Bus input high voltage  
Bus input low voltage  
Bus input hysteresis  
4X/LOOP = 5V and  
4X/LOOP = 0V  
Bih  
4X/LOOP = 5V and  
4X/LOOP = 0V  
3.55  
0.5  
V
Bil  
4X/LOOP = 5V and  
4X/LOOP = 0V  
0.1  
4.2  
V
Bhy  
Bih_l  
Bus input high voltage at low 5.7V < V  
< 7V,  
V
BAT  
battery  
4X/LOOP = 5V and  
4X/LOOP = 0V  
V
BiL_L  
V
Bih_s  
Bus input low voltage at low  
battery  
5.7V < V  
4X/LOOP = 5V and  
4X/LOOP = 0V  
< 7V,  
V – 3.5V  
BAT  
V
V
BAT  
Bus input high voltage in  
standby and sleep mode  
NSTB = 0V,  
4X/LOOP = 5V and  
4X/LOOP = 0V,  
4.2  
6V < V  
< 16V  
BAT  
V
V
V
Bus input low voltage in  
standby and sleep mode  
NSTB = 0V,  
4X/LOOP = 5V and  
4X/LOOP = 0V,  
2.2  
V
V
V
Bil_s  
6V < V  
< 16V  
BAT  
1
Bus input high voltage in  
standby and sleep mode at  
low battery  
NSTB = 0V,  
4X/LOOP = 5V and  
4X/LOOP = 0V ,  
/ (V  
2
+ 2.4)  
BAT  
Bih_sl  
Bil_sl  
4.5V < V  
< 6V  
BAT  
1
Bus input low voltage in  
standby and sleep mode at  
low battery  
NSTB = 0V,  
4X/LOOP = 5V and  
4X/LOOP = 0V ,  
/ (V  
2
– 1.6)  
BAT  
4.5V < V  
< 6V  
BAT  
Pin LOAD  
V
V
Load output voltage  
Il = 2mA  
0.2  
1
V
V
ld  
d
Load output voltage  
unpowered  
I
ld  
= 6mA, V  
= 0V  
ldoff  
BAT  
NOTES:  
6. TX = 0V; NSTB = 0V; 7V < V  
< 13V; T < 125°C; –1V < V < 1V; LWAKE connected to BAT via 10k; INH not connected.  
BUS  
BAT  
j
7. This parameter is characterized but not subject to production test.  
8. For V < 8.3V the bus output voltage is limited by the supply voltage.  
BAT  
For 16V < V  
< 27V the load is limited by the package power dissipation ratings. The duration of the latter condition is recommended  
BAT  
to be less than 2 minutes.  
8
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
DYNAMIC CHARACTERISTICS  
7V < V  
< 16V; –40°C < T  
< +125°C; –2V < V  
< +9V; 1.4 k< R < 12 kΩ  
bus ld  
BAT  
amb  
BUS: 250 < R < 1.6 k; 3nF < C < 17nF; 1.7 µs < (R * C ) < 5.2 µs  
L
L
L
L
Bus load A: R = 1.38 k, C = 3.3 nF; Bus load B: R = 300, C = 16.5 nF  
L
L
L
L
R/F pin: R = 56 k; INH loaded with 100 kand 30pF to GND  
s
RX pin: R = 3.9 kto 5V; C = 30pF to GND; NSTB = 5V; 4X/LOOP = 0V  
d
L
Typical values reflect the approximate average value at V  
NSTB and 4X/LOOP rise and fall times < 10 ns.  
= 13V and T  
= 25°C; unless otherwise specified.  
BAT  
amb  
SYMBOL  
PARAMETER  
TX input capacitance  
CONDITIONS  
MIN.  
TYP.  
MAX.  
UNIT  
pF  
CTX  
Note 9  
15  
INH output function  
t
INH turn–off delay  
BUS = 0V, LWAKE = V  
goto sleep command, measured  
from NSTB = 0.9V to INH = 3.5V  
or 0V,  
20  
200  
µs  
inhoff  
BAT  
t
t
LWAKE to INH turn–on delay  
BUS to INH turn–on delay  
NSTB = 0V, BUS = 0V, measured  
from LWAKE = 3V to INH = 3.5V  
8
8
100  
40  
µs  
µs  
inhonl  
sleep mode, LWAKE = V  
,
inhonr  
BAT  
measured from BUS = 3.875V to  
INH = 3.5V  
BUS output function  
t
t
;
Delay TX to BUS rising and falling  
edge  
from TX = 2.5V to BUS = 3.875V;  
bus load A and bus load B  
13  
11  
11  
11  
11  
4
22  
18  
18  
18  
18  
µs  
µs  
µs  
µs  
µs  
µs  
BOon  
BOoff  
t
t
t
t
t
Bus voltage rise time  
bus load A, 9V < V  
< 16V,  
BAT  
BrA  
BrB  
BfA  
BfB  
ir  
measured at 1.5V and 6.25V  
Bus voltage rise time  
bus load B, 9V < V < 16V,  
BAT  
measured at 1.5V and 6.25V  
Bus output voltage fall time  
Bus output voltage fall time  
Bus output current rise time  
bus load A, 9V < V < 16V,  
BAT  
measured at 1.5V and 6.25V  
bus load B, 9V < V < 16V,  
BAT  
measured at 1.5V and 6.25V  
bus load B connected to –2V,  
9V < V  
< 16V, measured at  
BAT  
20% and 80% of load capacitor  
current  
t
t
Bus output current fall time  
BUS high pulse width  
bus load B connected to –2V,  
4
µs  
if  
9V < V  
< 16V, measured at  
BAT  
20% and 80% of load capacitor  
current  
TX = high for 64 µs, bus load  
61.3  
66.7  
70  
µs  
wBh  
condition A, measured at  
BUS = 3.875V, 9V < V  
< 16V  
BAT  
B
Bus output voltage harmonic  
content; normal mode  
f = 530kHz to 1670kHz,  
bus load B connected to –2V,  
TX = 7.81kHz, 50% duty cycle,  
dBµV  
HRM  
9V < V  
< 16V, Note 9  
BAT  
t
t
;
TX to BUS delay in 4X mode  
4X/LOOP = 1V, bus load B,  
9V < V < 16V,  
from TX = 1.8V to BUS = 3.875V  
0.5  
4
µs  
BO4Xon  
BO4Xoff  
BAT  
t
t
;
Delay TX to RX rising and falling  
edge in normal mode  
measured from 1.8V on TX to  
2.5V on RX  
13  
13  
25  
25  
µs  
µs  
pon  
poff  
t
t
;
Delay TX to RX rising and falling  
edge in loop-back mode  
NSTB = 5V, 4X = floating,  
measured from 1.8V on TX to  
2.5V on RX  
plbon  
plboff  
9
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN.  
TYP.  
MAX.  
UNIT  
BUS input function  
t
t
;
BUS input delay time, rising and  
falling edge  
measured from V  
= 3.875V to  
BUS  
0.2  
2
1
5
µs  
DRXon  
DRXoff  
V
RX  
= 2.5V  
t
RX output transition time, rising and  
falling edge  
NSTB = 5V, measured at 10% and  
90% of waveform  
µs  
µs  
tRX  
t
RX output transition time in standby  
and sleep mode, rising and falling  
edge  
NSTB = 0V, measured at 10% and  
90% of waveform  
tRXsl  
t
BUS to RX delay in sleep and  
standby modes  
NSTB = 0, LWAKE = V  
measured from BUS = 3.875V to  
RX = 2.5V  
,
8
40  
µs  
DRXsl  
BAT  
NOTES:  
9. This parameter is characterized but not subject to production test.  
TEST CIRCUITS  
5.1V  
INH  
100k  
56k  
R/F  
TX  
GND  
NSTB  
BUS  
AU5783  
S1  
1uF  
1.5k  
4X/LOOP  
LOAD  
10.7k  
S2  
RX  
BAT  
S3  
LWAKE  
+
3.9k  
I_LOG  
V_bat  
10k  
SL01226  
NOTE:  
10.Check I_LOG with the following switch positions:  
1. S1 = open = S2  
2. S1 = open, S2 = closed  
3. S1 = closed, S2 = open  
4. S1 = closed = S2  
Figure 3. Test circuit for loss of ground condition  
10  
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
APPLICATION INFORMATION  
µC with J1850 Link Controller  
+5V  
V
CC  
VPWI  
VPWO  
port  
port  
3.9 k  
Rb  
1 k  
5V  
Reg.  
4X/LOOP  
TX  
RX  
NSTB  
INH  
BAT  
+12V  
Ra  
AU5783  
10 k  
LWAKE  
Transceiver  
GND  
100 nF  
R/F  
LOAD  
BUS  
10.7 k  
Rld  
56 k  
Rs  
1%  
1%  
47 uH  
470 pF  
SAE/J1850/VPW BUS LINE  
SL01227  
NOTES:  
11. Value of R depends, e.g., on type of bus node. Example: secondary node R =10.7k, primary node R =1.5k.  
ld  
ld  
ld  
12.For connection of the NSTB and 4X/LOOP pins there are different options, e.g., connect to a port pin or to V or to active low reset.  
CC  
Figure 4. Application of the AU5783 transceiver  
11  
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
SO14: plastic small outline package; 14 leads; body width 3.9 mm  
SOT108-1  
12  
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
NOTES  
13  
1999 May 11  
Philips Semiconductors  
Objective specification  
J1850/VPW transceiver with supply control function  
AU5783  
Data sheet status  
[1]  
Data sheet  
status  
Product  
status  
Definition  
Objective  
specification  
Development  
This data sheet contains the design target or goal specifications for product development.  
Specification may change in any manner without notice.  
Preliminary  
specification  
Qualification  
This data sheet contains preliminary data, and supplementary data will be published at a later date.  
Philips Semiconductors reserves the right to make chages at any time without notice in order to  
improve design and supply the best possible product.  
Product  
specification  
Production  
This data sheet contains final specifications. Philips Semiconductors reserves the right to make  
changes at any time without notice in order to improve design and supply the best possible product.  
[1] Please consult the most recently issued datasheet before initiating or completing a design.  
Definitions  
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For  
detailed information see the relevant data sheet or data handbook.  
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one  
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or  
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended  
periods may affect device reliability.  
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips  
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or  
modification.  
Disclaimers  
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can  
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications  
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.  
RighttomakechangesPhilipsSemiconductorsreservestherighttomakechanges, withoutnotice, intheproducts, includingcircuits,standard  
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no  
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these  
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless  
otherwise specified.  
Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Copyright Philips Electronics North America Corporation 1999  
All rights reserved. Printed in U.S.A.  
Sunnyvale, California 94088–3409  
Telephone 800-234-7381  
Date of release: 05-99  
Document order number:  
9397 750 06021  
Philips  
Semiconductors  

相关型号:

AU5783D,518

IC SPECIALTY INTERFACE CIRCUIT, PDSO14, 3.90 MM, PLASTIC, SO-14, Interface IC:Other
NXP

AU5783D-T

J1850/VPW transceiver with supply control function
NXP

AU5790

Single wire CAN transceiver
NXP

AU5790D

Single wire CAN transceiver
NXP

AU5790D,112

IC DATACOM, INTERFACE CIRCUIT, PDSO8, PLASTIC, SO-8, Network Interface
NXP

AU5790D,118

IC DATACOM, INTERFACE CIRCUIT, PDSO8, PLASTIC, SO-8, Network Interface
NXP

AU5790D-T

CAN Transceiver, 1-Trnsvr, BICMOS, PDSO8,
PHILIPS

AU5790D/N,112

IC DATACOM, INTERFACE CIRCUIT, PDSO8, PLASTIC, SO-8, Network Interface
NXP

AU5790D/N,118

IC DATACOM, INTERFACE CIRCUIT, PDSO8, PLASTIC, SO-8, Network Interface
NXP

AU5790D14

Single wire CAN transceiver
NXP

AU5790D14,512

IC DATACOM, INTERFACE CIRCUIT, PDSO14, PLASTIC, SO-14, Network Interface
NXP

AU5790D14,518

IC DATACOM, INTERFACE CIRCUIT, PDSO14, PLASTIC, SO-14, Network Interface
NXP