HA2-5002-2 [INTERSIL]
110MHz, High Slew Rate, High Output Current Buffer; 为110MHz ,高转换率,高输出电流缓冲器型号: | HA2-5002-2 |
厂家: | Intersil |
描述: | 110MHz, High Slew Rate, High Output Current Buffer |
文件: | 总13页 (文件大小:822K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
HA-5002
Data Sheet
November 1998
File Number 2921.4
110MHz, High Slew Rate, High Output
Current Buffer
Features
• Voltage Gain. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.995
• High Input Impedance . . . . . . . . . . . . . . . . . . . . . 3000kΩ
• Low Output Impedance . . . . . . . . . . . . . . . . . . . . . . . . 3Ω
• Very High Slew Rate . . . . . . . . . . . . . . . . . . . . . 1300V/µs
• Very Wide Bandwidth . . . . . . . . . . . . . . . . . . . . . . 110MHz
• High Output Current . . . . . . . . . . . . . . . . . . . . . . . ±200mA
• Pulsed Output Current . . . . . . . . . . . . . . . . . . . . . . 400mA
• Monolithic Construction
The HA-5002 is a monolithic, wideband, high slew rate, high
output current, buffer amplifier.
Utilizing the advantages of the Intersil D.I. technologies, the
HA-5002 current buffer offers 1300V/µs slew rate with
110MHz of bandwidth. The ±200mA output current capability
is enhanced by a 3Ω output impedance.
The monolithic HA-5002 will replace the hybrid LH0002 with
corresponding performance increases. These characteristics
range from the 3000kΩ input impedance to the increased
output voltage swing. Monolithic design technologies have
allowed a more precise buffer to be developed with more than
an order of magnitude smaller gain error.
Applications
• Line Driver
• High Power Current Booster
• High Power Current Source
• Sample and Holds
• Data Acquisition
• 110MHz Buffer
• Radar Cable Driver
• Video Products
The HA-5002 will provide many present hybrid users with a
higher degree of reliability and at the same time increase
overall circuit performance.
Ordering Information
PART NUMBER
(BRAND)
TEMP.
RANGE ( C)
For the military grade product, refer to the HA-5002/883
datasheet, AnswerFAX document #3705.
o
PACKAGE
PKG. NO.
HA2-5002-2
HA2-5002-5
HA3-5002-5
HA4P5002-5
HA7-5002-2
HA7-5002-5
-55 to 125 8 Pin Metal Can T8.C
0 to 75
0 to 75
0 to 75
8 Pin Metal Can T8.C
8 Ld PDIP
E8.3
20 Ld PLCC
N20.35
F8.3A
F8.3A
M8.15
-55 to 125 8 Ld CERDIP
0 to 75
0 to 75
8 Ld CERDIP
8 Ld SOIC
HA9P5002-5
(H50025)
HA9P5002-9
(H50029)
-40 to 85
8 Ld SOIC
M8.15
Pinouts
HA-5002 (PDIP, CERDIP, SOIC)
HA-5002 (PLCC)
TOP VIEW
HA-5002 (METAL CAN)
TOP VIEW
TOP VIEW
IN
8
1
2
3
4
8
7
6
5
V +
OUT
1
3
2
1
20 19
V +
1
3
7
5
V -
1
1
V -
2
V +
2
4
5
6
7
8
18 NC
NC
NC
IN
NC
2
6
V +
V -
2
2
V -
2
17 V +
2
V -
1
NC
NC
NC
16
15
NC
NC
NC
NC
4
OUT
14 NC
NOTE: Case Voltage = Floating
9
10 11 12 13
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
1
HA-5002
Absolute Maximum Ratings
Thermal Information
o
o
Voltage Between V+ and V- Terminals. . . . . . . . . . . . . . . . . . . . 44V
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V + to V -
Output Current (Continuous) . . . . . . . . . . . . . . . . . . . . . . . . ±200mA
Thermal Resistance (Typical, Note 2)
θ
( C/W)θ ( C/W)
JC
JA
1
1
CERDIP Package. . . . . . . . . . . . . . . . .
PDIP Package . . . . . . . . . . . . . . . . . . .
Metal Can Package . . . . . . . . . . . . . . .
PLCC Package. . . . . . . . . . . . . . . . . . .
SOIC Package . . . . . . . . . . . . . . . . . . .
115
92
155
74
28
N/A
67
N/A
N/A
Output Current (50ms On, 1s Off) . . . . . . . . . . . . . . . . . . . . ±400mA
157
Operating Conditions
o
Max Junction Temperature (Hermetic Packages, Note 1) . . . . . . 175 C
Max Junction Temperature (Plastic Packages, Note 1) . . . . . . . . 150 C
Max Storage Temperature Range . . . . . . . . . . . . . . -65 C to 150 C
Max Lead Temperature (Soldering 10s) . . . . . . . . . . . . . . . . 300 C
Temperature Range
HA-5002-2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55 C to 125 C
HA-5002-5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 C to 75 C
HA-5002-9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 C to 85 C
o
o
o
o
o
o
o
o
o
o
(PLCC and SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
o
1. Maximum power dissipation, including load conditions, must be designed to maintain the maximum junction temperature below 175 C for the
o
ceramic and can packages, and below 150 C for the plastic packages.
2. θ is measured with the component mounted on an evaluation PC board in free air.
JA
Electrical Specifications
V
= ±12V to ±15V, R = 50Ω, R = 1kΩ, C = 10pF, Unless Otherwise Specified
SUPPLY
S
L
L
HA-5002-2
TYP
HA-5002-5, -9
TYP
TEST
CONDITIONS
TEMP
( C)
o
PARAMETER
INPUT CHARACTERISTICS
Offset Voltage
MIN
MAX
MIN
MAX
UNITS
25
Full
Full
25
-
5
10
30
2
20
30
-
-
5
10
30
2
20
30
-
mV
mV
-
-
ο
Average Offset Voltage Drift
Bias Current
-
-
µV/ C
-
-
7
-
-
7
µA
µA
Full
Full
25
3.4
3
10
-
2.4
3
10
-
Input Resistance
1.5
-
1.5
-
MΩ
Input Noise Voltage
TRANSFER CHARACTERISTICS
Voltage Gain
10Hz-1MHz
18
-
18
-
µV
P-P
R
= 50Ω
25
25
-
0.900
0.971
0.995
-
-
-
-
-
-
-
-
0.900
0.971
0.995
-
-
-
-
-
-
-
V/V
L
L
(V
OUT
= ±10V)
R
R
R
= 100Ω
= 1kΩ
= 1kΩ
-
-
V/V
V/V
25
-
-
L
Full
25
0.980
0.980
V/V
L
-3dB Bandwidth
V
= 1V
P-P
-
-
110
40
-
-
110
40
MHz
A/mA
IN
AC Current Gain
25
OUTPUT CHARACTERISTICS
Output Voltage Swing
R
R
R
= 100Ω
25
Full
Full
25
±10
±10.7
±13.5
±10.5
220
-
-
±10
±11.2
±13.9
±10.5
220
-
-
V
V
L
= 1kΩ, V = ±15V
±10
±10
L
S
= 1kΩ, V = ±12V
±10
-
±10
-
V
L
S
Output Current
V
= ±10V, R = 40Ω
-
-
-
-
-
-
-
-
mA
Ω
IN
L
Output Resistance
Harmonic Distortion
TRANSIENT RESPONSE
Full Power Bandwidth (Note 3)
Rise Time
Full
25
3
10
-
3
10
-
V
= 1V
, f = 10kHz
<0.005
<0.005
%
IN
RMS
25
25
25
25
25
25
25
25
-
20.7
3.6
2
-
-
-
-
-
-
-
-
-
20.7
3.6
2
-
-
-
-
-
-
-
-
MHz
ns
-
-
Propagation Delay
Overshoot
-
-
ns
-
30
-
30
%
Slew Rate
1.0
1.3
50
1.0
1.3
50
V/ns
ns
Settling Time
To 0.1%
-
-
-
-
-
-
Differential Gain
Differential Phase
R
R
= 500Ω
0.06
0.22
0.06
0.22
%
L
L
= 500Ω
Degrees
2
HA-5002
Electrical Specifications
V
= ±12V to ±15V, R = 50Ω, R = 1kΩ, C = 10pF, Unless Otherwise Specified (Continued)
SUPPLY
S
L
L
HA-5002-2
TYP
HA-5002-5, -9
TYP
TEST
CONDITIONS
TEMP
( C)
o
PARAMETER
POWER REQUIREMENTS
Supply Current
MIN
MAX
MIN
MAX
UNITS
25
-
-
8.3
-
-
10
-
-
-
8.3
-
-
10
-
mA
mA
dB
Full
Full
Power Supply Rejection Ratio
NOTE:
A
= 10V
54
64
54
64
V
Slew Rate
3.
.
; V = 10V
--------------------------
PBW =
P
2πV
PEAK
Test Circuit and Waveforms
+15V
V +
V +
2
1
R
S
IN
OUT
V -
V -
2
1
R
L
-15V
FIGURE 1. LARGE AND SMALL SIGNAL RESPONSE
V
V
IN
IN
V
OUT
V
OUT
R
= 50Ω, R = 100Ω
R = 50Ω, R = 1kΩ
S L
S
L
SMALL SIGNAL WAVEFORMS
SMALL SIGNAL WAVEFORMS
V
IN
V
IN
V
V
OUT
OUT
R
= 50Ω, R = 100Ω
R = 50Ω, R = 1kΩ
S L
S
L
LARGE SIGNAL WAVEFORMS
LARGE SIGNAL WAVEFORMS
3
HA-5002
Schematic Diagram
V +
1
R
8
R
R
9
N1
Q
19
V +
2
R
R
6
4
1
Q
Q
18
Q
20
Q
Q
25
26
27
Q
12
R
10
Q
3
Q
Q
1
9
Q
Q
10
R
11
Q
Q
4
7
R
IN
OUT
5
R
N2
Q
21
Q
5
Q
11
Q
Q
2
22
Q
8
Q
15
Q
23
Q
24
V -
2
R
6
Q
17
Q
13
Q
Q
16
14
R
7
R
R
N3
2
R
R
3
12
V -
1
Application Information
Layout Considerations
Short Circuit Protection
The wide bandwidth of the HA-5002 necessitates that high
frequency circuit layout procedures be followed. Failure to
follow these guidelines can result in marginal performance.
The output current can be limited by using the following circuit:
I
= 200mA
V+
V-
V+
OUTMAX
R
= ------------------------- = -------------------------
LIM
(CONTINUOUS)
I
I
OUTMAX
OUTMAX
Probably the most crucial of the RF/video layout rules is the
use of a ground plane. A ground plane provides isolation and
minimizes distributed circuit capacitance and inductance
which will degrade high frequency performance.
R
V +
LIM
1
V +
2
OUT
IN
V -
2
V -
1
Other considerations are proper power supply bypassing
and keeping the input and output connections as short as
possible which minimizes distributed capacitance and
reduces board space.
R
LIM
V-
Power Supply Decoupling
Capacitive Loading
For optimal device performance, it is recommended that the
positive and negative power supplies be bypassed with
capacitors to ground. Ceramic capacitors ranging in value
from 0.01 to 0.1µF will minimize high frequency variations in
supply voltage, while low frequency bypassing requires
larger valued capacitors since the impedance of the
capacitor is dependent on frequency.
The HA-5002 will drive large capacitive loads without oscillation
but peak current limits should not be exceeded. Following the
formula I = Cdv/dt implies that the slew rate or the capacitive
load must be controlled to keep peak current below the
maximum or use the current limiting approach as shown. The
HA-5002 can become unstable with small capacitive loads
(50pF) if certain precautions are not taken. Stability is
It is also recommended that the bypass capacitors be
connected close to the HA-5002 (preferably directly to the
supply pins).
enhanced by any one of the following: a source resistance in
series with the input of 50Ω to 1kΩ; increasing capacitive load
to 150pF or greater; decreasing C
to 20pF or less; adding
LOAD
an output resistor of 10Ω to 50Ω; or adding feedback
capacitance of 50pF or greater. Adding source resistance
generally yields the best results.
Operation at Reduced Supply Levels
The HA-5002 can operate at supply voltage levels as low as
±5V and lower. Output swing is directly affected as well as
slight reductions in slew rate and bandwidth.
4
HA-5002
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.0
T
– T
A
+ θ
CS SA
CAN
JMAX
+ θ
PLCC
P
= --------------------------------------------
DMAX
θ
JC
Where: T
Device
= Maximum Junction Temperature of the
JMAX
T = Ambient
A
CERDIP
θ
θ
θ
= Junction to Case Thermal Resistance
= Case to Heat Sink Thermal Resistance
= Heat Sink to Ambient Thermal Resistance
JC
CS
SA
SOIC
PDIP
T
– T
A
QUIESCENT POWER DISSIPATION
AT ±15V SUPPLIES
JMAX
θ
Graph is based on:
P
= -------------------------------
DMAX
JA
25
65
85
45
125
105
o
TEMPERATURE ( C)
FIGURE 2. MAXIMUM POWER DISSIPATION vs TEMPERATURE
Typical Application
+12V
V +
V +
2
1
V
IN
R
S
R
RG -58
M
V
OUT
50Ω
50Ω
V
R
L
50Ω
IN
V -
V -
2
1
-12V
V
OUT
FIGURE 3. COAXIAL CABLE DRIVER - 50Ω SYSTEM
Typical Performance Curves
9
9
V
= ±15V, R = 50Ω
V
= ±15V, R = 50Ω
S
S
S
S
6
3
6
3
GAIN
GAIN
0
0
-3
-3
PHASE
PHASE
o
o
-6
0
-6
0
o
o
o
o
-9
-9
45
45
90
-12
-15
-18
90
-12
-15
-18
o
o
o
o
135
180
135
180
1
10
100
1
10
FREQUENCY (MHz)
100
FREQUENCY (MHz)
FIGURE 4. GAIN/PHASE vs FREQUENCY (R = 1kΩ)
FIGURE 5. GAIN/PHASE vs FREQUENCY (R = 50Ω)
L
L
5
HA-5002
Typical Performance Curves (Continued)
0.998
0.997
0.996
0.995
0.994
0.993
0.992
0.991
0.994
V
= ±15V
V
= ±15V
S
S
0.992
0.990
0.988
0.986
0.984
0.982
0.980
0.978
0.976
0.974
V
= 0 TO +10V
OUT
V
= -10V TO +10V
OUT
V
= 0 TO -10V
OUT
-60 -40
-20
0
20
40
60
o
80 100 120
-60 -40 -20
0
20
40
60
80
100 120
o
TEMPERATURE ( C)
TEMPERATURE ( C)
FIGURE 6. VOLTAGE GAIN vs TEMPERATURE (R = 100Ω)
FIGURE 7. VOLTAGE GAIN vs TEMPERATURE (R = 1kΩ)
L
L
3
7
V
= ±15V
2
1
V = ±15V
S
S
6
5
4
3
2
1
0
0
-1
-2
-3
-4
-5
-6
-7
-8
-9
-10
-11
-60
-40
-20
0
20
40
60
80
100 120
-60
-40
-20
0
20
40
60
80
100
120
o
o
TEMPERATURE ( C)
TEMPERATURE ( C)
FIGURE 8. OFFSET VOLTAGE vs TEMPERATURE
FIGURE 9. BIAS CURRENT vs TEMPERATURE
15
14
13
12
11
10
9
V
= ±15V, R
LOAD
= 100Ω
S
V
= ±15V, I = 0mA
OUT
S
+V
8
OUT
7
-V
OUT
6
5
4
3
-60
-40
-20
0
20
40
60
80
100 120
-60
-40
-20
0
20
40
60
o
80
100
120
o
TEMPERATURE ( C)
TEMPERATURE ( C)
FIGURE 10. MAXIMUM OUTPUT VOLTAGE vs TEMPERATURE
FIGURE 11. SUPPLY CURRENT vs TEMPERATURE
6
HA-5002
Typical Performance Curves (Continued)
10
V
= ±15V
S
I
= 0mA
OUT
o
o
125 C, 25 C
100K
10K
1000
100
10
8
6
4
2
0
Z
IN
o
-55 C
Z
OUT
1
0
2
4
6
8
10
12
14
16
18
100K
1M
10M
100M
SUPPLY VOLTAGE (±V)
FREQUENCY (Hz)
FIGURE 12. SUPPLY CURRENT vs SUPPLY VOLTAGE
23
FIGURE 13. INPUT/OUTPUT IMPEDANCE vs FREQUENCY
80
70
60
50
R
= 100Ω
22
21
20
19
18
17
16
15
14
13
12
11
10
9
LOAD
o
T
= 25 C
A
40
30
o
T
= 125 C,
A
o
T
= -55 C
A
20
10
0
8
7
10K
100K
1M
10M
100M
15
12
8
5
SUPPLY VOLTAGE (±V)
FREQUENCY (Hz)
FIGURE 14. V
OUT
MAXIMUM vs V
SUPPLY
FIGURE 15. PSRR vs FREQUENCY
1500
1400
1300
1200
1100
1000
900
150
100
50
V
= ±15V
S
o
T
= 25 C
A
R
= 100
L
R
= 1K
L
0
-50
-100
-150
R
= 600
L
6
8
10
12
14
16
18
-10
-8
-6
-4
-2
0
2
4
6
8
10
SUPPLY VOLTAGE (±V)
INPUT VOLTAGE (VOLTS)
FIGURE 16. SLEW RATE vs SUPPLY VOLTAGE
FIGURE 17. GAIN ERROR vs INPUT VOLTAGE
7
HA-5002
Die Characteristics
DIE DIMENSIONS:
SUBSTRATE POTENTIAL (Powered Up):
81 mils x 80 mils x 19 mils
V -
1
2050µm x 2030µm x 483µm
TRANSISTOR COUNT:
27
METALLIZATION:
Type: Al, 1% Cu
Thickness: 20kÅ ±2kÅ
PROCESS:
Bipolar Dielectric Isolation
PASSIVATION:
Type: Nitride (Si N ) over Silox (SiO , 5% Phos.)
3
4
2
Silox Thickness: 12kÅ ±2kÅ
Nitride Thickness: 3.5kÅ ±1.5kÅ
Metallization Mask Layout
HA-5002
IN
V -
1
V - (ALT)
1
V + (ALT)
1
V +
2
V -
2
V +
1
OUT
8
HA-5002
Metal Can Packages (Can)
REFERENCE PLANE
T8.C MIL-STD-1835 MACY1-X8 (A1)
8 LEAD METAL CAN PACKAGE
A
e1
L
INCHES
MILLIMETERS
L2
L1
SYMBOL
A
MIN
MAX
0.185
0.019
0.021
0.024
0.375
0.335
0.160
MIN
4.19
0.41
0.41
0.41
8.51
7.75
2.79
MAX
4.70
0.48
0.53
0.61
9.40
8.51
4.06
NOTES
ØD2
0.165
0.016
0.016
0.016
0.335
0.305
0.110
-
A
A
Øb
Øb1
Øb2
ØD
ØD1
ØD2
e
1
k1
1
Øe
ØD ØD1
2
-
N
1
-
-
Øb1
β
α
C
L
-
Øb
k
F
0.200 BSC
0.100 BSC
5.08 BSC
2.54 BSC
-
BASE AND
Q
e1
-
SEATING PLANE
F
-
0.040
0.034
0.045
0.750
0.050
-
-
1.02
0.86
1.14
19.05
1.27
-
-
BASE METAL
LEAD FINISH
Øb2
k
0.027
0.027
0.500
-
0.69
0.69
12.70
-
-
k1
2
Øb1
L
1
L1
1
SECTION A-A
L2
0.250
0.010
6.35
0.25
1
Q
0.045
1.14
-
NOTES:
o
o
45 BSC
45 BSC
3
α
β
1. (All leads) Øb applies between L1 and L2. Øb1 applies between
L2 and 0.500 from the reference plane. Diameter is uncontrolled
in L1 and beyond 0.500 from the reference plane.
o
o
45 BSC
45 BSC
3
4
N
8
8
2. Measured from maximum diameter of the product.
Rev. 0 5/18/94
3. α is the basic spacing from the centerline of the tab to terminal 1
and β is the basic spacing of each lead or lead position (N -1
places) from α, looking at the bottom of the package.
4. N is the maximum number of terminal positions.
5. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
6. Controlling dimension: INCH.
9
HA-5002
Dual-In-Line Plastic Packages (PDIP)
E8.3 (JEDEC MS-001-BA ISSUE D)
N
8 LEAD DUAL-IN-LINE PLASTIC PACKAGE
E1
INDEX
AREA
INCHES
MILLIMETERS
1 2
3
N/2
SYMBOL
MIN
MAX
0.210
-
MIN
-
MAX
5.33
-
NOTES
-B-
-C-
A
A1
A2
B
-
4
-A-
D
E
0.015
0.115
0.014
0.045
0.008
0.355
0.005
0.300
0.240
0.39
2.93
0.356
1.15
0.204
9.01
0.13
7.62
6.10
4
BASE
PLANE
0.195
0.022
0.070
0.014
0.400
-
4.95
0.558
1.77
0.355
10.16
-
-
A2
A
-
SEATING
PLANE
L
C
L
B1
C
8, 10
D1
B1
eA
-
A
1
D1
e
D
5
eC
C
B
eB
D1
E
5
0.010 (0.25) M
C
A B S
0.325
0.280
8.25
7.11
6
NOTES:
E1
e
5
7. Controlling Dimensions: INCH. In case of conflict between
0.100 BSC
0.300 BSC
2.54 BSC
7.62 BSC
-
English and Metric dimensions, the inch dimensions control.
e
e
6
A
8. Dimensioning and tolerancing per ANSI Y14.5M-1982.
-
0.430
0.150
-
10.92
3.81
7
9. Symbols are defined in the “MO Series Symbol List” in Section
2.2 of Publication No. 95.
B
L
0.115
2.93
4
9
10. Dimensions A, A1 and L are measured with the package seated
N
8
8
in JEDEC seating plane gauge GS-3.
Rev. 0 12/93
11. D, D1, and E1 dimensions do not include mold flash or protru-
sions. Mold flash or protrusions shall not exceed 0.010 inch
(0.25mm).
e
12. E and
pendicular to datum
13. e and e are measured at the lead tips with the leads uncon-
are measured with the leads constrained to be per-
A
-C-
.
B
C
strained. e must be zero or greater.
C
14. B1 maximum dimensions do not include dambar protrusions.
Dambar protrusions shall not exceed 0.010 inch (0.25mm).
15. N is the maximum number of terminal positions.
16. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3,
E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch
(0.76 - 1.14mm).
10
HA-5002
Plastic Leaded Chip Carrier Packages (PLCC)
0.042 (1.07)
0.048 (1.22)
N20.35 (JEDEC MS-018AA ISSUE A)
0.042 (1.07)
0.056 (1.42)
0.004 (0.10)
C
20 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE
PIN (1) IDENTIFIER
0.025 (0.64)
0.045 (1.14)
0.050 (1.27) TP
INCHES
MILLIMETERS
R
C
L
SYMBOL
MIN
MAX
MIN
4.20
2.29
9.78
8.89
3.59
9.78
8.89
3.59
MAX
4.57
NOTES
A
A1
D
0.165
0.090
0.385
0.350
0.141
0.385
0.350
0.141
0.180
0.120
0.395
0.356
0.169
0.395
0.356
0.169
-
3.04
-
-
D2/E2
D2/E2
10.03
9.04
C
L
D1
D2
E
3
E1 E
4.29
4, 5
-
10.03
9.04
VIEW “A”
E1
E2
N
3
4.29
4, 5
6
0.020 (0.51)
MIN
20
20
A1
D1
D
Rev. 2 11/97
A
SEATING
PLANE
0.020 (0.51) MAX
3 PLCS
-C-
0.026 (0.66)
0.032 (0.81)
0.013 (0.33)
0.021 (0.53)
0.025 (0.64)
MIN
0.045 (1.14)
MIN
VIEW “A” TYP.
NOTES:
17. Controlling dimension: INCH. Converted millimeter dimensions
are not necessarily exact.
18. Dimensions and tolerancing per ANSI Y14.5M-1982.
19. Dimensions D1 and E1 do not include mold protrusions. Allowable
mold protrusion is 0.010 inch (0.25mm) per side. Dimensions D1
and E1 include mold mismatch and are measured at the extreme
material condition at the body parting line.
20. To be measured at seating plane -C- contact point.
21. Centerline to be determined where center leads exit plastic body.
22. “N” is the number of terminal positions.
11
HA-5002
Ceramic Dual-In-Line Frit Seal Packages (CERDIP)
c1 LEAD FINISH
F8.3A MIL-STD-1835 GDIP1-T8 (D-4, CONFIGURATION A)
8 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE
-D-
E
-A-
INCHES
MIN
MILLIMETERS
BASE
(c)
METAL
SYMBOL
MAX
0.200
0.026
0.023
0.065
0.045
0.018
0.015
0.405
0.310
MIN
-
MAX
5.08
0.66
0.58
1.65
1.14
0.46
0.38
10.29
7.87
NOTES
b1
A
b
-
-
M
M
(b)
0.014
0.014
0.045
0.023
0.008
0.008
-
0.36
0.36
1.14
0.58
0.20
0.20
-
2
-B-
b1
b2
b3
c
3
SECTION A-A
bbb
C A - B
D
D
S
S
S
-
4
BASE
PLANE
Q
A
2
-C-
SEATING
PLANE
c1
D
3
L
α
5
S1
b2
eA
A A
e
E
0.220
5.59
5
b
C A - B
eA/2
aaa M C A - B S
c
e
0.100 BSC
2.54 BSC
-
eA
eA/2
L
0.300 BSC
0.150 BSC
7.62 BSC
3.81 BSC
-
ccc
D
D
S
M
S
S
-
NOTES:
0.125
0.200
0.060
-
3.18
5.08
1.52
-
-
23. Index area: A notch or a pin one identification mark shall be lo-
cated adjacent to pin one and shall be located within the shaded
area shown. The manufacturer’s identification shall not be used
as a pin one identification mark.
Q
0.015
0.005
0.38
0.13
6
S1
7
o
o
o
o
90
105
90
105
-
α
24. The maximum limits of lead dimensions b and c or M shall be
measured at the centroid of the finished lead surfaces, when
solder dip or tin plate lead finish is applied.
aaa
bbb
ccc
M
-
-
-
-
0.015
0.030
0.010
0.0015
-
-
-
-
0.38
0.76
0.25
0.038
-
-
25. Dimensions b1 and c1 apply to lead base metal only. Dimension
M applies to lead plating and finish thickness.
-
2, 3
8
26. Corner leads (1, N, N/2, and N/2+1) may be configured with a
partial lead paddle. For this configuration dimension b3 replaces
dimension b2.
N
8
8
Rev. 0 4/94
27. This dimension allows for off-center lid, meniscus, and glass
overrun.
28. Dimension Q shall be measured from the seating plane to the
base plane.
29. Measure dimension S1 at all four corners.
30. N is the maximum number of terminal positions.
31. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
32. Controlling dimension: INCH
12
HA-5002
Small Outline Plastic Packages (SOIC)
M8.15 (JEDEC MS-012-AA ISSUE C)
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC
PACKAGE
N
INDEX
AREA
0.25(0.010)
M
B M
H
E
INCHES
MILLIMETERS
-B-
SYMBOL
MIN
MAX
MIN
1.35
0.10
0.33
0.19
4.80
3.80
MAX
1.75
0.25
0.51
0.25
5.00
4.00
NOTES
A
A1
B
C
D
E
e
0.0532
0.0040
0.013
0.0688
0.0098
0.020
-
1
2
3
L
-
9
SEATING PLANE
A
0.0075
0.1890
0.1497
0.0098
0.1968
0.1574
-
-A-
o
h x 45
D
3
4
-C-
α
0.050 BSC
1.27 BSC
-
e
A1
H
h
0.2284
0.0099
0.016
0.2440
0.0196
0.050
5.80
0.25
0.40
6.20
0.50
1.27
-
C
B
0.10(0.004)
5
0.25(0.010) M
C
A M B S
L
6
N
α
8
8
7
NOTES:
o
o
o
o
0
8
0
8
-
33. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication Number 95.
Rev. 0 12/93
34. Dimensioning and tolerancing per ANSI Y14.5M-1982.
35. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006
inch) per side.
36. Dimension “E” does not include interlead flash or protrusions. Inter-
lead flash and protrusions shall not exceed 0.25mm (0.010 inch) per
side.
37. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
38. “L” is the length of terminal for soldering to a substrate.
39. “N” is the number of terminal positions.
40. Terminal numbers are shown for reference only.
41. The lead width “B”, as measured 0.36mm (0.014 inch) or greater
above the seating plane, shall not exceed a maximum value of
0.61mm (0.024 inch).
42. Controlling dimension: MILLIMETER. Converted inch dimensions
are not necessarily exact.
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site www.intersil.com
Sales Office Headquarters
NORTH AMERICA
EUROPE
ASIA
Intersil Corporation
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05
Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240
13
相关型号:
©2020 ICPDF网 联系我们和版权申明