74LVX174MSCX [FAIRCHILD]
暂无描述;
| 型号： | 74LVX174MSCX |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | 暂无描述 触发器 |
| 文件： | 总7页 (文件大小：81K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
May 1993
Revised October 2003
74LVX174
Low Voltage Hex D-Type Flip-Flop with Master Reset
General Description
Features
The LVX174 is a high-speed hex D flip-flop. The device is
used primarily as a 6-bit edge-triggered storage register.
The information on the D inputs is transferred to storage
during the LOW-to-HIGH clock transition. The device has a
Master Reset to simultaneously clear all flip-flops.
■ Input voltage level translation from 5V to 3V
■ Ideal for low power/low noise 3.3V applications
■ Guaranteed simultaneous switching noise level and
dynamic threshold performance
Ordering Code:
Order Number Package Number
Package Description
74LVX174M
M16A
M16D
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX174SJ
74LVX174MTC
MTC16
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
D0–D5
CP
Description
Data Inputs
Clock Pulse Input
Master Reset Input
Outputs
MR
Q0–Q5
© 2003 Fairchild Semiconductor Corporation
DS011607
www.fairchildsemi.com
Truth Table
Inputs
Outputs
Qn
Operating Mode
Dn
MR
L
CP
Reset (Clear)
Load ‘1’
X
X
H
L
L
H
L
H
Load ‘0’
H
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
= LOW-to-HIGH Transition
Logic Diagram
www.fairchildsemi.com
2
Absolute Maximum Ratings(Note 1)
Recommended Operating
Conditions (Note 2)
Supply Voltage (VCC
)
−0.5V to +7.0V
DC Input Diode Current (IIK
VI = −0.5V
)
Supply Voltage (VCC
)
2.0V to 3.6V
0V to 5.5V
−20 mA
Input Voltage (VI)
DC Input Voltage (VI)
−0.5V to 7V
Output Voltage (VO)
0V to VCC
DC Output Diode Current (IOK
)
Operating Temperature (TA)
−40°C to +85°C
0 ns/V to 100 ns/V
VO = −0.5V
−20 mA
+20 mA
Input Rise and Fall Time (∆t/∆V)
VO = VCC + 0.5V
Note 1: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
DC Output Voltage (VO)
DC Output Source
−0.5V to VCC + 0.5V
or Sink Current (IO)
±25 mA
DC VCC or Ground Current
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
(ICC or IGND
)
±50 mA
−65°C to +150°C
180 mW
Storage Temperature (TSTG
Power Dissipation (PD)
)
DC Electrical Characteristics
T
A = +25°C
TA = −40°C to +85°C
VCC
Symbol
Parameter
Units
Conditions
Min
1.5
2.0
2.4
Typ
Max
Min
1.5
2.0
2.4
Max
VIH
HIGH Level
2.0
3.0
3.6
2.0
3.0
3.6
2.0
3.0
3.0
2.0
3.0
3.0
3.6
3.6
Input Voltage
V
VIL
LOW Level
0.5
0.8
0.8
0.5
0.8
0.8
Input Voltage
V
V
V
VOH
HIGH Level
1.9
2.9
2.0
3.0
1.9
2.9
V
V
IN = VIL or VIH
I
I
I
I
I
I
OH = −50 µA
Output Voltage
OH = −50 µA
OH = −4 mA
OL = 50 µA
OL = 50 µA
OL = 4 mA
2.58
2.48
VOL
LOW Level
0.0
0.0
0.1
0.1
0.1
0.1
IN = VIL or VIH
Output Voltage
0.36
±0.1
4.0
0.44
±1.0
40.0
IIN
Input Leakage Current
µA
µA
V
V
IN = 5.5V or GND
IN = VCC or GND
ICC
Quiescent Supply Current
Noise Characteristics (Note 3)
VCC
T
A = 25°C
CL (pF)
Symbol
Parameter
Units
(V)
3.3
3.3
3.3
3.3
Typ
0.3
Limit
VOLP
VOLV
VIHD
VILD
Quiet Output Maximum Dynamic VOL
Quiet Output Minimum Dynamic VOL
0.5
−0.5
2.0
V
V
V
V
50
50
50
50
−0.3
Minimum HIGH Level Dynamic Input Voltage
Maximum LOW Level Dynamic Input Voltage
0.8
Note 3: (Input tr = tf = 3 ns)
3
www.fairchildsemi.com
AC Electrical Characteristics
VCC
T
A = +25°C
T
A = −40°C to +85°C
C
L (pF)
Symbol
Parameter
Units
(V)
Min
Typ
7.6
Max
14.5
18.0
9.3
Min
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
8.5
6.0
0
Max
17.5
21.0
11.0
14.5
18.5
22.0
11.5
15.0
tPLH
tPHL
Propagation
2.7
15
50
15
50
15
50
15
50
Delay Time
CP to Qn
10.1
5.9
ns
3.3 ± 0.3
2.7
8.4
12.8
15.0
18.5
9.7
tPHL
Propagation Delay
MR to Qn
7.9
10.4
6.2
ns
ns
ns
3.3 ± 0.3
8.7
13.2
tS
Setup Time
Dn to CP
2.7
3.3 ± 0.3
2.7
7.5
5.0
0
tH
Hold Time
D
n to CP
3.3 ± 0.3
2.7
0
0
tREC
Removal Time
MR to CP
Clock Pulse
Width
4.5
3.0
6.5
5.0
4.5
3.0
7.5
5.0
3.3 ± 0.3
2.7
tW
3.3 ± 0.3
tW
MR Pulse
Width
2.7
3.3 ± 0.3
2.7
6.5
5.0
65
7.5
5.0
55
40
95
55
ns
MHz
ns
fMAX
Maximum Clock
Frequency
130
60
15
50
15
50
50
45
3.3 ± 0.3
115
65
180
95
tOSLH
tOSHL
Output to Output
Skew (Note 4)
2.7
3.3
1.5
1.5
1.5
1.5
Note 4: Parameter guaranteed by design. tOSLH = |tPLHm − tPLHn|, tOSHL = |tPHLm − tPHLn
|
Capacitance
T
A = +25°C
T
A = −40°C to +85°C
Symbol
Parameter
Units
Min
Typ
4
Max
Min
Max
CIN
Input Capacitance
Power Dissipation Capacitance (Note 5)
10
10
pF
pF
CPD
29
Note 5: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
www.fairchildsemi.com
4
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D
www.fairchildsemi.com
6
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
7
www.fairchildsemi.com
相关型号：
©2020 ICPDF网 联系我们和版权申明