CY7C185_01 [CYPRESS]
8K x 8 Static RAM; 8K ×8静态RAM
| 型号： | CY7C185_01 |
| 厂家： | 
CYPRESS |
| 描述： | 8K x 8 Static RAM |
| 文件： | 总11页 (文件大小：200K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
185
CY7C185
8K x 8 Static RAM
provided by an active LOW chip enable (CE1), an active HIGH
chip enable (CE2), and active LOW output enable (OE) and
three-state drivers. This device has an automatic power-down
feature (CE1 or CE2), reducing the power consumption by 70%
when deselected. The CY7C185 is in a standard 300-mil-wide
DIP, SOJ, or SOIC package.
Features
• High speed
— 15 ns
• Fast tDOE
• Low active power
An active LOW write enable signal (WE) controls the writ-
ing/reading operation of the memory. When CE1 and WE in-
puts are both LOW and CE2 is HIGH, data on the eight data
input/output pins (I/O0 through I/O7) is written into the memory
location addressed by the address present on the address
pins (A0 through A12). Reading the device is accomplished by
selecting the device and enabling the outputs, CE1 and OE
active LOW, CE2 active HIGH, while WE remains inactive or
HIGH. Under these conditions, the contents of the location ad-
dressed by the information on address pins are present on the
eight data input/output pins.
— 715 mW
• Low standby power
— 220 mW
• CMOS for optimum speed/power
• Easy memory expansion with CE1, CE2, and OE features
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
Functional Description
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and write enable
(WE) is HIGH. A die coat is used to insure alpha immunity.
The CY7C185 is a high-performance CMOS static RAM orga-
nized as 8192 words by 8 bits. Easy memory expansion is
Logic Block Diagram
Pin Configurations
DIP/SOJ/SOIC
Top View
NC
V
CC
1
2
3
4
28
27
26
25
24
23
22
21
20
19
18
17
16
15
A
WE
CE
4
A
5
2
A
A
3
6
A
A
2
A
1
7
5
I/O
I/O
0
A
8
6
7
8
9
10
11
12
13
14
A
9
OE
INPUT BUFFER
A
A
A
A
0
10
11
12
1
CE
1
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
A
1
A
2
I/O
0
I/O
1
I/O
2
I/O
I/O
2
A
3
3
GND
A
256 x 32 x 8
ARRAY
4
C185–2
A
5
I/O
I/O
I/O
I/O
4
5
6
7
A
6
A
7
A
8
POWER
DOWN
CE
1
COLUMN DECODER
CE
2
WE
OE
C185–1
Selection Guide[1]
7C185–15
15
7C185–20
20
7C185–25
25
7C185–35
35
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum Standby Current (mA)
130
110
100
100
40/15
20/15
20/15
20/15
Note:
1. For military specifications, see the CY7C185A data sheet.
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Document #: 38-05043 Rev. **
Revised August 24, 2001
CY7C185
Output Current into Outputs (LOW)............................. 20 mA
Maximum Ratings
Static Discharge Voltage .......................................... >2001V
(per MIL-STD-883, Method 3015)
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Latch-Up Current.................................................... >200 mA
Storage Temperature .................................–65°C to +150°C
Ambient Temperature with
Power Applied.............................................–55°C to +125°C
Operating Range
Ambient
Supply Voltage to Ground Potential............... –0.5V to +7.0V
Range
Commercial
Industrial
Temperature
0°C to +70°C
–40°C to +85°C
VCC
DC Voltage Applied to Outputs
5V ± 10%
5V ± 10%
in High Z State[2]............................................ –0.5V to +7.0V
DC Input Voltage[2] ........................................ –0.5V to +7.0V
Electrical Characteristics Over the Operating Range
7C185–15
7C185–20
Min. Max.
Parameter
VOH
Description
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
Test Conditions
Min.
Max.
Unit
VCC = Min., IOH = –4.0 mA
2.4
2.4
V
V
V
VOL
VIH
VCC = Min., IOL = 8.0 mA
0.4
0.4
2.2
VCC
+
2.2
VCC +
0.3V
0.8
+5
0.3V
0.8
+5
VIL
IIX
Input LOW Voltage[2]
Input Load Current
–0.5
–5
–0.5
–5
V
GND ≤ VI ≤ VCC
µA
µA
IOZ
Output Leakage
Current
GND ≤ VI ≤ VCC
,
–5
+5
–5
+5
Output Disabled
IOS
Output Short
VCC = Max.,
VOUT = GND
–300
–300
mA
mA
Circuit Current[3]
ICC
VCC Operating
Supply Current
VCC = Max.,
IOUT = 0 mA
130
110
ISB1
ISB2
Automatic
Power-Down Current
Max. VCC, CE1 ≥ VIH or CE2 ≤ VIL
Min. Duty Cycle=100%
40
15
20
15
mA
mA
Automatic
Power-Down Current
Max. VCC, CE1 ≥ VCC – 0.3V,
or CE2 ≤ 0.3V
VIN ≥ VCC – 0.3V or VIN ≤ 0.3V
Notes:
2. Minimum voltage is equal to –3.0V for pulse durations less than 30 ns.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
Document #: 38-05043 Rev. **
Page 2 of 11
CY7C185
Electrical Characteristics Over the Operating Range (continued)
7C185–25
7C185-35
Parameter
VOH
Description
Test Conditions
VCC = Min., IOH = –4.0 mA
VCC = Min., IOL = 8.0 mA
Min.
Max.
Min.
Max.
Unit
V
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
2.4
2.4
VOL
0.4
0.4
V
VIH
2.2
VCC
+
2.2
VCC
+
V
0.3V
0.3V
VIL
IIX
Input LOW Voltage[2]
Input Load Current
–0.5
–5
0.8
+5
+5
–0.5
–5
0.8
+5
+5
V
GND ≤ VI ≤ VCC
µA
µA
IOZ
Output Leakage
Current
GND ≤ VI ≤ VCC
,
–5
–5
Output Disabled
IOS
Output Short
VCC = Max.,
VOUT = GND
–300
100
20
–300
100
20
mA
mA
mA
mA
Circuit Current[3]
ICC
VCC Operating
Supply Current
VCC = Max.,
IOUT = 0 mA
ISB1
ISB2
Automatic
Power-Down Current
Max. VCC, CE1 ≥ VIH or CE2 ≤ VIL
Min. Duty Cycle=100%
Automatic
Power-Down Current
Max. VCC, CE1 ≥ VCC – 0.3V
or CE2 ≤ 0.3V
15
15
VIN ≥ VCC – 0.3V or VIN ≤ 0.3V
Capacitance[4]
Parameter
Description
Input Capacitance
Output Capacitance
Test Conditions
Max.
Unit
CIN
TA = 25°C, f = 1 MHz,
VCC = 5.0V
7
7
pF
pF
COUT
Note:
4. Tested initially and after any design or process changes that may affect these parameters.
AC Test Loads and Waveforms
R1 481Ω
R1 481Ω
5V
5V
ALL INPUT PULSES
90%
OUTPUT
OUTPUT
3.0V
GND
90%
10%
30 pF
5 pF
R2
255Ω
R2
255Ω
10%
INCLUDING
JIG AND
SCOPE
INCLUDING
JIGAND
≤ 5 ns
≤ 5 ns
SCOPE
C185–4
C185–5
(a)
(b)
Equivalent to:
THÉVENIN EQUIVALENT
167Ω
OUTPUT
1.73V
Document #: 38-05043 Rev. **
Page 3 of 11
CY7C185
Switching Characteristics Over the Operating Range[5]
7C185–15
Min. Max.
7C185–20
Min. Max.
7C185–25
Min. Max.
7C185–35
Min. Max.
Parameter
Description
Unit
READ CYCLE
tRC
Read Cycle Time
15
3
20
5
25
5
35
5
ns
ns
ns
tAA
Address to Data Valid
15
20
25
35
tOHA
Data Hold from
Address Change
tACE1
tACE2
tDOE
CE1 LOW to Data Valid
CE2 HIGH to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
OE HIGH to High Z[6]
CE1 LOW to Low Z[7]
CE2 HIGH to Low Z
15
15
8
20
20
9
25
25
12
35
35
15
ns
ns
ns
ns
ns
ns
ns
ns
tLZOE
tHZOE
tLZCE1
tLZCE2
tHZCE
3
3
3
3
7
7
8
8
10
10
10
10
3
3
5
3
5
3
5
3
CE1 HIGH to High Z[6, 7]
CE2 LOW to High Z
tPU
tPD
CE1 LOW to Power-Up
CE2 to HIGH to Power-Up
0
0
0
0
ns
ns
CE1 HIGH to Power-Down
CE2 LOW to Power-Down
15
20
20
20
WRITE CYCLE[8]
tWC
Write Cycle Time
15
12
12
12
20
15
15
15
25
20
20
20
35
20
20
25
ns
ns
ns
ns
tSCE1
tSCE2
tAW
CE1 LOW to Write End
CE2 HIGH to Write End
Address Set-Up to
Write End
tHA
tSA
Address Hold from
Write End
0
0
0
0
0
0
0
0
ns
ns
Address Set-Up to
Write Start
tPWE
tSD
WE Pulse Width
12
8
15
10
0
15
10
0
20
12
0
ns
ns
ns
ns
ns
Data Set-Up to Write End
Data Hold from Write End
WE LOW to High Z[6]
WE HIGH to Low Z
tHD
0
tHZWE
7
7
7
8
tLZWE
3
5
5
5
Notes:
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOL/IOH and 30-pF load capacitance.
6. tHZOE, tHZCE, and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
7. At any given temperature and voltage condition, tHZCE is less than tLZCE1 and tLZCE2 for any given device.
8. The internal write time of the memory is defined by the overlap of CE1 LOW, CE2 HIGH, and WE LOW. All 3 signals must be active to initiate a write and either
signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
Document #: 38-05043 Rev. **
Page 4 of 11
CY7C185
Switching Waveforms
Read Cycle No.1[9,10]
t
RC
ADDRESS
t
AA
t
OHA
DATA OUT
PREVIOUS DATA VALID
DATA VALID
C185–6
Read Cycle No.2[11,12]
t
RC
CE
1
CE
2
t
ACE
OE
t
HZOE
t
DOE
t
HZCE
t
LZOE
HIGH
IMPEDANCE
HIGH IMPEDANCE
DATA OUT
DATA VALID
t
LZCE
t
PD
t
PU
ICC
V
CC
SUPPLY
CURRENT
50%
50%
ISB
C185–7
[10,12]
Write Cycle No. 1 (WE Controlled)
t
WC
ADDRESS
t
CE
1
SCEI
t
t
HA
AW
t
CE
SCE2
2
t
SA
t
PWE
WE
OE
t
SD
t
HD
DATA VALID
NOTE 13
t
IN
DATA I/O
C185–8
HZOE
9. Device is continuously selected. OE, CE1 = VIL. CE2 = VIH
.
10. WE is HIGH for read cycle.
11. Data I/O is High Z if OE = VIH, CE1 = VIH, WE = VIL, or CE2=VIL
.
12. The internal write time of the memory is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. CE1 and WE must be LOW and CE2 must be HIGH
to initiate write. A write can be terminated by CE1 or WE going HIGH or CE2 going LOW. The data input set-up and hold timing should be referenced to the
rising edge of the signal that terminates the write.
13. During this period, the I/Os are in the output state and input signals should not be applied.
Document #: 38-05043 Rev. **
Page 5 of 11
CY7C185
Switching Waveforms (continued)
rite Cycle No. 2 (CE Controlled)[12,13,14]
t
WC
ADDRESS
t
t
CE
1
SCE1
t
SA
SCE2
CE
2
t
t
HA
AW
WE
t
t
HD
SD
DATA VALID
DATA I/O
IN
C185–9
Write Cycle No. 3 (WE Controlled, OE LOW)[12,13,14,15]
t
WC
ADDRESS
t
CE
SCE1
1
t
CE
SCE2
2
t
t
HA
AW
t
SA
WE
t
t
HD
SD
DATA I/O
DATA VALID
NOTE 13
IN
t
t
LZWE
HZWE
C185–10
Notes:
14. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of tHZWE and tSD
.
15. If CE1 goes HIGH or CE2 goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.
Document #: 38-05043 Rev. **
Page 6 of 11
CY7C185
Typical DC and AC Characteristics
NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE
OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE
NORMALIZED SUPPLY CURRENT
vs. SUPPLY VOLTAGE
120
100
80
1.4
1.2
1.0
1.2
1.0
0.8
I
I
CC
CC
0.8
0.6
0.4
V
T
A
=5.0V
=25°C
CC
0.6
0.4
60
40
V
V
=5.0V
=5.0V
CC
IN
0.2
0.0
20
0
I
0.2
0.0
SB
I
SB
–55
25
125
0.0
1.0
2.0
3.0
4.0
4.0
4.5
5.0
5.5
6.0
AMBIENT TEMPERATURE (°C)
OUTPUT VOLTAGE (V)
SUPPLY VOLTAGE (V)
NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE
OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE
NORMALIZED ACCESS TIME
vs. SUPPLY VOLTAGE
140
120
1.6
1.4
1.4
1.3
1.2
100
80
V
CC
=5.0V
1.2
1.0
T =25°C
A
1.1
1.0
60
T =25°C
A
V
CC
=5.0V
40
0.8
20
0
0.9
0.8
0.6
–55
0.0
1.0
2.0
3.0
4.0
25
125
4.0
4.5
5.0
5.5
6.0
OUTPUT VOLTAGE (V)
SUPPLY VOLTAGE (V)
AMBIENT TEMPERATURE (°C)
TYPICAL POWER-ON CURRENT
vs. SUPPLY VOLTAGE
TYPICAL ACCESS TIME CHANGE
vs. OUTPUT LOADING
NORMALIZED I vs. CYCLE TIME
CC
3.0
2.5
2.0
1.5
30.0
25.0
20.0
15.0
1.25
1.00
0.75
0.50
V
=5.0V
CC
T =25°C
A
V
CC
=0.5V
1.0
0.5
0.0
10.0
5.0
V
=4.5V
CC
T =25°C
A
0.0
0.0
1.0
2.0
3.0
4.0
5.0
0
200 400
600 800 1000
10
20
30
40
SUPPLY VOLTAGE (V)
CAPACITANCE (pF)
CYCLE FREQUENCY (MHz)
Document #: 38-05043 Rev. **
Page 7 of 11
CY7C185
Truth Table
CE1 CE2 WE
OE
X
Input/Output
High Z
Mode
Deselect/Power-Down
Deselect/Power-Down
Read
H
X
L
L
L
X
L
X
X
H
L
X
High Z
H
H
H
L
Data Out
Data In
X
Write
H
H
High Z
Deselect
Address Designators
Address
Name
Address
Function
Pin
Number
A4
A5
X3
X4
X5
X6
X7
Y1
Y4
Y3
Y0
Y2
X0
X1
X2
2
3
A6
4
A7
5
A8
6
A9
7
A10
A11
A12
A0
8
9
10
21
23
24
25
A1
A2
A3
Ordering Information
Speed
Package
Operating
Range
(ns)
Ordering Code
CY7C185–15PC
CY7C185–15SC
CY7C185–15VC
CY7C185–15VI
CY7C185–20PC
CY7C185–20SC
CY7C185–20VC
CY7C185–20VI
CY7C185–25PC
CY7C185–25SC
CY7C185–25VC
CY7C185–25VI
CY7C185–35PC
CY7C185–35SC
CY7C185–35VC
CY7C185–35VI
Name
P21
S21
V21
V21
P21
S21
V21
V21
P21
S21
V21
V21
P21
S21
V21
V21
Package Type
28-Lead (300-Mil) Molded DIP
28-Lead Molded SOIC
28-Lead Molded SOJ
15
Commercial
28-Lead Molded SOJ
Industrial
20
25
35
28-Lead (300-Mil) Molded DIP
28-Lead Molded SOIC
28-Lead Molded SOJ
Commercial
28-Lead Molded SOJ
Industrial
28-Lead (300-Mil) Molded DIP
28-Lead Molded SOIC
28-Lead Molded SOJ
Commercial
28-Lead Molded SOJ
Industrial
28-Lead (300-Mil) Molded DIP
28-Lead Molded SOIC
28-Lead Molded SOJ
Commercial
28-Lead Molded SOJ
Industrial
Document #: 38-05043 Rev. **
Page 8 of 11
CY7C185
Package Diagrams
28-Lead (300-Mil) Molded DIP P21
51-85014-B
28-Lead (300-Mil) Molded SOIC S21
51-85026-A
Document #: 38-05043 Rev. **
Page 9 of 11
CY7C185
Package Diagrams (continued)
28-Lead (300-Mil) Molded SOJ V21
51-85031-B
Document #: 38-05043 Rev. **
Page 10 of 11
© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize
its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
CY7C185
Document Title: CY7C185 8K x 8 Static RAM
Document Number: 38-05043
Issue
ECN NO. Date
Orig. of
Change
REV.
Description of Change
**
107145
09/10/01
SZV
Change from Spec number: 38-00037 to 38-05043
Document #: 38-05043 Rev. **
Page 11 of 11
相关型号：
©2020 ICPDF网 联系我们和版权申明