AT30TS75A-MA8M-T [ATMEL]
Serial Switch/Digital Sensor, 12 Bit(s), 3Cel, Rectangular, Surface Mount, 2 X 3 MM 0.60 MM HEIGHT, GREEN, PLASTIC, MO-229, UDFN-8;
| 型号： | AT30TS75A-MA8M-T |
| 厂家： | 
ATMEL |
| 描述： | Serial Switch/Digital Sensor, 12 Bit(s), 3Cel, Rectangular, Surface Mount, 2 X 3 MM 0.60 MM HEIGHT, GREEN, PLASTIC, MO-229, UDFN-8 输出元件 传感器 换能器 |
| 文件： | 总37页 (文件大小：1380K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
AT30TS75A
9- to 12-bit Selectable, ±0.5°C Accurate
Digital Temperature Sensor
DATASHEET
See Errata in Section 12.
Features
Single 1.7V – 5.5V supply
Measures temperature from -55C to +125C
Highly accurate temperature measurements requiring no external components
±0.5C accuracy (typical) over the 0C to +85C range
±1.0C accuracy (typical) over the -25C to +105C range
±2.0C accuracy (typical) over the -40C to +125C range
User-configurable resolution
9 to 12 bits (0.5C to 0.0625C)
User-configurable high and low temperature limits
ALERT output pin for indicating temperature alarms
2-wire I2C and SMBus™ compatible serial interface
Supports SMBus Timeout
Supports SMBus Alert and Alert Response Address (ARA)
Selectable addressing allows up to eight devices on the same bus
I2C High-Speed (HS) mode compatible
3.4MHz maximum clock frequency
Built-in noise suppression filtering for clock and data input signals
Low power dissipation
85μA active current (typical) during temperature measurements
Shutdown mode to minimize power consumption
1μA shutdown current (typical)
One-Shot mode for single temperature measurement while in Shutdown mode
Pin and software compatible to industry-standard LM75-type devices
Industry standard green (Pb/Halide-free/RoHS compliant) package options
8-lead SOIC (150-mil)
8-lead MSOP (3 x 3mm)
8-pad Ultra Thin DFN (UDFN — 2.0 x 3.0 x 0.6mm)
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
Table of Contents
1. Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2. Pin Descriptions and Pinouts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3. Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
4. Device Communication . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4.1
4.2
4.3
4.4
Start Condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Stop Condition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Acknowledge (ACK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
No-Acknowledge (NACK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
5. Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
5.1
5.2
5.3
High-Speed Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Temperature Measurements. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Temperature Alarm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
5.3.1
5.3.2
5.3.3
Fault Tolerance Limits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Comparator Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Interrupt Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
5.4
Shutdown Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
5.4.1 One-Shot Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
6. Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
6.1
6.2
6.3
Pointer Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Temperature Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Configuration Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
6.3.1
6.3.2
6.3.3
6.3.4
6.3.5
6.3.6
OS Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
R1:R0 Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
FT1:FT0 Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
POL Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
CMP/INT Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
SD Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
6.4
TLOW and THIGH Limit Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
7. SMBus Features and I2C General Call . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
7.1
7.2
7.3
SMBus Alert . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
SMBus Timeout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
General Call . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
8. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
8.1
8.2
8.3
8.4
8.5
8.6
8.7
8.8
8.9
Absolute Maximum Ratings*. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
DC and AC Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Temperature Sensor Accuracy and Conversion Characteristics . . . . . . . . . . 27
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Power-Up Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Pin Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Input Test Waveforms and Measurement Levels . . . . . . . . . . . . . . . . . . . . . . 29
Output Test Load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
2
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
9. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
9.1
Atmel Ordering Code Detail . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
9.2
Green Package Options (Pb/Halide-free/RoHS Compliant) . . . . . . . . . . . . . . 30
10. Part Marking Detail . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
11. Packaging Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
11.1 8S1 — 8-lead JEDEC SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
11.2 8XM — 8-lead MSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
11.3 8MA2 — 8-pad UDFN. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
12. Errata . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
12.1 ALERT Pin State. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
13. Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
3
1.
Description
The Atmel® AT30TS75A is a complete, precise temperature monitoring device designed for use in a variety of
applications that require the measuring of local temperatures as an integral part of the system's function and/or reliability.
The AT30TS75A device combines a high-precision digital temperature sensor, programmable high and low temperature
alarms, and a 2-wire I2C and SMBus (System Management Bus) compatible serial interface into a single, compact
package.
The temperature sensor can measure temperatures over the full -55C to +125C temperature range and has a typical
accuracy as precise as ±0.5C from 0C to +85C. The result of the digitized temperature measurements are stored in
one of the AT30TS75A internal registers, which is readable at any time through the device's serial interface.
The AT30TS75A utilizes flexible, user-programmable internal registers to configure the temperature sensor's
performance and response to high and low temperature conditions. A dedicated alarm output activates if the temperature
measurement exceeds the user-defined temperature and fault count limits. To reduce current consumption and save
power, the AT30TS75A features a Shutdown mode that turns off all internal circuitry except for the internal Power-On
Reset (POR) and serial interface circuits.
The AT30TS75A is factory-calibrated and requires no external components to measure temperature. With its flexibility
and high-degree of accuracy, the AT30TS75A is ideal for extended temperature measurements in a wide variety of
communication, computer, consumer, environmental, industrial, and instrumentation applications.
4
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
2.
Pin Descriptions and Pinouts
Table 1.
Pin Description
Asserted
State
Symbol Name and Function
Type
SCL
Serial Clock: This pin is used to provide a clock to the device and is used to control
the flow of data to and from the device. Command and input data present on the SDA
pin is always latched in on the rising edge of SCL, while output data on the SDA pin is
always clocked out on the falling edge of SCL.
—
—
Input
The SCL pin must either be forced high when the serial bus is idle or pulled-high using
an external pull-up resistor.
SDA
Serial Data: The SDA pin is an open-drain bidirectional input/output pin used to
serially transfer data to and from the device.
Input/Output
The SDA pin must be pulled-high using an external pull-up resistor and may be
wire-ANDed with any number of other open-drain or open-collector pins from other
devices on the same bus.
ALERT
Alert: The ALERT pin is an open-drain output pin used to indicate when the
temperature goes beyond the user-programmed temperature limits. The ALERT pin
can be operated in one of two different modes (Interrupt or Comparator mode) as
defined by the CMP/INT bit in the Configuration Register. The ALERT pin defaults to
an active-low output upon device power-up or reset but can be reconfigured as an
active-high output by setting the POL bit in the Configuration Register.
This pin can be wire-ANDed together with ALERT pins from other devices on the same
bus. When wire-ANDing pins together, the ALERT pin should be configured as an
active-low output so that when a single ALERT pin on the common alert bus goes
active, the entire common alert bus will go low and the host controller will be properly
notified since other ALERT pins that may be in the inactive-high state will not mask the
true alert signal. In an SMBus environment, the SMBus host can respond by sending
an SMBus ARA (Alert Response Address) command to determine which device on the
SMBus generated the alert signal.
—
Output
The ALERT pin must be pulled-high using an external pull-up resistor even when it is
not used. Care must also be taken to prevent this pin from being shorted directly to
ground without a resistor at any time whether during testing or normal operation.
A2-0
Address Inputs: The A2-0 pins are used to select the device address and correspond
to the three least-significant bits (LSBs) of the I2C/SMBus 7-bit slave address. These
pins can be directly connected in any combination to VCC or GND, and by utilizing the
A2-0 pins, up to eight devices may be addressed on a single bus.
—
Input
The A2-0 pins are internally pulled to GND and may be left floating; however, it is highly
recommended that the A2-0 pins always be directly connected to VCC or GND to ensure
a known address state.
VCC
Device Power Supply: The VCC pin is used to supply the source voltage to the device.
—
—
Power
Power
Operations at invalid VCC voltages may produce spurious results and should not be
attempted.
GND
Ground: The ground reference for the power supply. GND should be connected to the
system ground.
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
5
Figure 1.
Pin Configurations
8-SOIC
8-MSOP
(Top View)
8-UDFN
(Top View)
(Top View)
SDA
SCL
ALERT
GND
V
A
A
A
1
2
3
4
8
7
6
5
CC
0
SDA
SCL
ALERT
GND
V
A
A
A
1
2
3
4
8
7
6
5
SDA
SCL
V
A
A
A
CC
CC
0
0
1
1
2
ALERT
GND
2
1
2
3.
Block Diagram
Figure 3-1. Block Diagram
Pointer
Register
Configuration
Register
T
HIGH Limit
T
LOW Limit
Temperature
Register
A/D
Converter
Register
Register
I2C/SMBus
Interface
Control
and
SCL
SDA
Temperature
Sensor
Logic
A2-0
3
Digital
Comparator
ALERT
6
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
4.
Device Communication
The AT30TS75A operates as a slave device and utilizes a simple 2-wire I2C and SMBus compatible digital serial
interface to communicate with a host controller, commonly referred to as the bus Master. The Master initiates and
controls all Read and Write operations to the slave devices on the serial bus, and both the Master and the slave devices
can transmit and receive data on the bus.
The serial interface is comprised of just two signal lines: Serial Clock (SCL) and Serial Data (SDA). The SCL pin is used
to receive the clock signal from the Master, while the bidirectional SDA pin is used to receive command and data
information from the Master as well as to send data back to the Master. Data is always latched into the AT30TS75A on
the rising edge of SCL and always output from the device on the falling edge of SCL. Both the SCL and SDA pin
incorporate integrated spike suppression filters and Schmitt Triggers to minimize the effects of input spikes and bus
noise.
All command and data information is transferred with the Most-Significant Bit (MSB) first. During bus communication, one
data bit is transmitted every clock cycle, and after eight bits (one byte) of data has been transferred, the receiving device
must respond with either an acknowledge (ACK) or a no-acknowledge (NACK) response bit during a ninth clock cycle
(ACK/NACK clock cycle) generated by the Master. Therefore, nine clock cycles are required for every one byte of data
transferred. There are no unused clock cycles during any Read or Write operation, so there must not be any interruptions
or breaks in the data stream during each data byte transfer and ACK or NACK clock cycle.
During data transfers, data on the SDA pin must only change while SCL is low, and the data must remain stable while
SCL is high. If data on the SDA pin changes while SCL is high, then either a Start or a Stop condition will occur. Start and
Stop conditions are used to initiate and end all serial bus communication between the Master and the slave devices. The
number of data bytes transferred between a Start and a Stop condition is not limited and is determined by the Master.
In order for the serial bus to be idle, both the SCL and SDA pins must be in the logic-high state at the same time.
4.1
4.2
4.3
Start Condition
A Start condition occurs when there is a high-to-low transition on the SDA pin while the SCL pin is stable in the logic-high
state. The Master uses a Start condition to initiate any data transfer sequence, and the Start condition must precede any
command. The AT30TS75A will continuously monitor the SDA and SCL pins for a Start condition, and the device will not
respond unless one is given.
Stop Condition
A Stop condition occurs when there is a low-to-high transition on the SDA pin while the SCL pin is stable in the logic-high
state. The Master uses the Stop condition to end a data transfer sequence to the AT30TS75A which will subsequently
return to the idle state. The Master can also utilize a repeated Start condition instead of a Stop condition to end the
current data transfer if the Master will perform another operation.
Acknowledge (ACK)
After every byte of data received, the AT30TS75A must acknowledge to the Master that it has successfully received the
data byte by responding with an ACK. This is accomplished by the Master first releasing the SDA line and providing the
ACK/NACK clock cycle (a ninth clock cycle for every byte). During the ACK/NACK clock cycle, the AT30TS75A must
output a Logic 0 (ACK) for the entire clock cycle such that the SDA line must be stable in the logic-low state during the
entire high period of the clock cycle.
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
7
4.4
No-Acknowledge (NACK)
When the AT30TS75A is transmitting data to the Master, the Master can indicate that it is done receiving data and wants
to end the operation by sending a NACK response to the AT30TS75A instead of an ACK response. This is accomplished
by the Master outputting a Logic 1 during the ACK/NACK clock cycle, at which point the AT30TS75A will release the SDA
line so that the Master can then generate a Stop condition.
In addition, the AT30TS75A can use a NACK to respond to the Master instead of an ACK for certain invalid operation
cases such as an attempt to write to a Read-only Register (e.g. an attempt to write to the Temperature Register).
Figure 4-1. Start, Stop, and ACK
Data
Must be
Stable
Data
Must be
Stable
Data
Must be
Stable
SCK
SDA
1
2
8
9
Start
Condition
Stop
Condition
Data
Change
Allowed
Data
Change
Allowed
Data
Change
Allowed
Data
Change
Allowed
ACK
8
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
5.
Device Operation
Commands used to configure and control the operation of the AT30TS75A are sent to the device from the Master via the
serial interface. Likewise, the Master can read the temperature data from the AT30TS75A via the serial interface.
However, since multiple slave devices can reside on the serial bus, each slave device must have its own unique 7-bit
address so that the Master can access each device independently.
For the AT30TS75A, the first four MSBs of its 7-bit address are the device type identifier and are fixed at 1001. The
remaining three LSBs correspond to the states of the hard-wired A2-0 address pins.
Example: If the A2-0 pins are connected to GND, then the 7-bit device address would be 1001000.
In order for the Master to select and access the AT30TS75A, the Master must first initiate a Start condition. Following the
Start condition, the Master must output the device address byte. The device address byte consists of the 7-bit device
address plus a Read/Write (R/W) control bit, which indicates whether the Master will be performing a Read or a Write to
the AT30TS75A. If the R/W control bit is a Logic 1, then the Master will be reading data from the AT30TS75A.
Alternatively, if the R/W control bit is a Logic 0, then the Master will be writing data to the AT30TS75A.
Table 5-1. AT30TS75A Address Byte
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Device Address
A1
Bit 1
Bit 0
Read/Write
R/W
Device Type Identifier
1
0
0
1
A2
A0
If the 7-bit address sent by the Master matches that of the AT30TS75A, then the device will respond with an ACK after it
has received the full address byte. If there is an address mismatch, then the AT30TS75A will respond with a NACK and
return to the idle state.
5.1
High-Speed Mode
The AT30TS75A supports the I2C High-Speed (HS) mode allowing it to operate at clock frequencies up to 3.4MHz. In
order to put the AT30TS75A into the HS mode, the Master must first initiate a Start condition followed by the HS mode
master code of 00001XXX. Since the HS mode master code is meant to be recognized by all slave devices that support
the HS mode, the AT30TS75A will not ACK the HS mode master code. Instead, the Master will output a NACK during the
ACK/NACK clock cycle.
Once the AT30TS75A receives the HS mode master code, it will switch its input filters on SDA and SCL to the HS mode
to allow transfers up to 3.4MHz. The device will then return to the idle state and wait for a repeated Start condition before
the next operation can occur.
To begin the next operation, the Master must issue a repeated Start condition followed by the device address byte. The
AT30TS75A will continue to operate in the HS mode until the Master sends a Stop condition; therefore, the Master
should use repeated Start conditions to begin new operations rather than a Stop-Start sequence. Once the AT30TS75A
receives a Stop condition, the device will switch its input and output filters back to the standard I2C mode.
Figure 5-1. High-Speed Mode
1
2
3
4
5
6
7
8
9
1
SCK
SDA
Master Code
0
0
0
0
1
X
X
X
MSB
Start
by
Master
NACK
from
Master
Repeated
Start
by
Master
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
9
5.2
Temperature Measurements
The AT30TS75A utilizes a band-gap type temperature sensor with an internal sigma-delta Analog-to-Digital Converter
(ADC) to measure and convert the temperature reading into a digital value with a selectable resolution as high as
0.0625C. The measured temperature is calibrated in degrees Celsius; therefore, a lookup table or conversion routine is
necessary for applications that wish to deal in degrees Fahrenheit.
The result of the digitized temperature measurements are stored in the internal Temperature Register of the
AT30TS75A, which is readable at any time through the device's serial interface. When in the normal operating mode, the
device performs continuous temperature measurements and updates the contents of the Temperature Register (see
Section 6.2, “Temperature Register” on page 16) after each analog-to-digital conversion.
The resolution of the temperature measurement data can be configured to 9, 10, 11, or 12 bits which corresponds to
temperature increments of 0.5C, 0.25C, 0.125C, and 0.0625C, respectively. Selecting the temperature resolution is
done using the R1 and R0 bits in the Configuration Register (see Section 6.3, “Configuration Register” on page 18). The
ADC conversion time does increase with each bit of higher resolution, so careful consideration should be given to the
resolution versus conversion time relationship. The default resolution after device power-up or reset is nine bits, which
retains backwards compatibility to industry-standard LM75-type devices.
With 12 bits of resolution, the AT30TS75A can theoretically measure a temperature range of 255C (-128C to +127C);
however, the device is only designed to measure temperatures over a range of -55C to +125C.
5.3
Temperature Alarm
After the measured temperature value has been stored into the Temperature Register, the data will be compared with
both the high and low temperature limits defined by the values stored in the THIGH Limit Register and TLOW Limit Register.
If the comparison results in a valid fault condition (see Section 5.3.1, “Fault Tolerance Limits” on page 10), then the
device will activate the ALERT output pin.
The polarity and function of the ALERT pin can be configured by using specific bits in the Configuration Register. The
ALERT pin defaults to the active low state after device power-up or reset but can be reconfigured to active high by setting
the POL bit in the Configuration Register to a Logic 1. The function of the ALERT pin changes based on the Alarm
Thermostat mode, which can be configured to either Comparator mode (see Section 5.3.2, “Comparator Mode” on page
11) or Interrupt mode (see Section 5.3.3, “Interrupt Mode” on page 12) by using the CMP/INT bit in the Configuration
Register. The Comparator mode is the default operating mode after the device powers up or resets.
The value of the high temperature limit stored in the THIGH Limit Register must be greater than the value of the low
temperature limit stored in the TLOW Limit Register in order for the ALERT function to work properly; otherwise, the
ALERT pin will output erroneous results and will falsely signal temperature alarms.
5.3.1 Fault Tolerance Limits
A temperature fault occurs if the measured temperature meets or exceeds either the high temperature limit set by the
THIGH Limit Register or the low temperature limit set by the TLOW Limit Register. To prevent false alarms due to
environmental or temperature noise, the device incorporates a fault tolerance queue that requires consecutive
temperature faults to occur before resulting in a valid fault condition. The fault tolerance queue value is controlled by the
FT1 and FT0 bits in the Configuration Register and can be set to a single fault count of 1 or a count of 2, 4, or 6
consecutive faults.
An internal counter that automatically increments after a temperature fault is used to determine if the fault tolerance
queue setting has been met. After incrementing the fault counter, the device will compare the count to the fault tolerance
queue setting to see if a valid fault condition should be triggered. Once a valid fault condition occurs, the device will
activate the ALERT output pin. If the most recent measured temperature does not meet or exceed the high or low
temperature limit, then the internal fault counter will be reset back to zero.
Figure 5-2 shows a sample temperature profile and how each temperature fault would impact the internal fault counter.
10
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
Figure 5-2. Fault Count Example
T
HIGH Limit
Temperature
LOW Limit
T
Temperature Measurements/Conversions
5.3.2 Comparator Mode
When the device operates in the Comparator mode, then the ALERT pin goes active if the measured temperature meets
or exceeds the high temperature limit set by the THIGH Limit Register and a valid fault condition exists (the consecutive
number of temperature faults has been reached). The ALERT pin will return to the inactive state after the measured
temperature drops below the TLOW Limit Register value the appropriate number of times to create a subsequent valid
fault condition. The ALERT pin only changes state based on the high and low temperature limits and fault conditions;
reading from or writing to any register or putting the device into Shutdown mode will not affect the state of the ALERT pin.
The high temperature limit set by the THIGH Limit Register must be greater than the low temperature limit set by the TLOW
Limit Register in order for the ALERT pin to activate correctly.
If switching from Interrupt mode to Comparator mode while the ALERT pin is already active, then the ALERT pin will
remain active until the measured temperature is below the TLOW Limit Register value the appropriate number of times to
create a valid fault condition.
The ALERT pin will return to the inactive state if the device receives the General Call Reset command. In addition, the
state of the Configuration Register will return to the power-on default state, and the device will remain in the Comparator
mode.
Figure 5-3 illustrates both the active high and active low ALERT pin response for a sample temperature profile with the
device configured for the Comparator mode and a fault tolerance queue setting of two.
Figure 5-3. Comparator Mode (Fault Tolerance Queue = 2)
THIGH Limit
Temperature
TLOW Limit
ALERT
(Active High, POL = 1)
ALERT
(Active Low, POL = 0)
Temperature Measurements/Conversions
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
11
5.3.3 Interrupt Mode
Similar to the Comparator mode, when the device operates in the Interrupt mode, the ALERT pin will go active if the
measured temperature meets or exceeds the high temperature limit set by the THIGH Limit Register and a valid fault
condition exists (the consecutive number of temperature faults has been reached). Unlike the Comparator mode,
however, the ALERT pin will remain active until one of three normal operation events takes place: any one of the device's
registers is read, the device responds to an SMBus Alert Response Address (ARA), or the device is put into Shutdown
mode.
Once the ALERT pin returns to the inactive state, it will not go active again until the measured temperature drops below
the low temperature limit set by the TLOW Limit Register for the appropriate number of consecutive faults. Again, the
ALERT pin will remain active until one of the device's registers is read, the device responds to an SMBus ARA, or the
device is placed into the Shutdown mode.
After the ALERT pin becomes inactive again, the cycle will repeat itself with the ALERT pin going active after the
measured temperature meets or exceeds the THIGH Limit Register value for the proper number of consecutive faults. This
process is cyclical between THIGH and TLOW temperature alarms (e.g. THIGH event, ALERT clear, TLOW event, ALERT
clear, THIGH event, ALERT clear, TLOW event, etc.).
In order for the ALERT pin to normally become active for the first time in the Interrupt Mode, the first event must be a
THIGH temperature alarm event. Therefore, even if the measured temperature initially starts off between the THIGH and
TLOW limits and then drops below the TLOW temperature limit and has met valid fault conditions, the ALERT pin will still not
go active. The high temperature limit set by the THIGH Limit Register must be greater than the low temperature limit set by
the TLOW Limit Register in order for the ALERT pin to activate correctly.
If switching from Comparator mode to Interrupt mode while the ALERT pin is already active, then the ALERT pin will
remain active until it is cleared by one of the events already detailed: any one of the device's registers is read, the device
responds to an SMBus ARA, or the device is put into Shutdown mode. The ALERT pin will also return to the inactive
state if the device receives the General Call Reset command. When reset, the state of the Configuration Register will
return to the power-on default state which will put the device back into the Comparator mode.
Figures 5-4 and Figure 5-5 show both the active high and active low ALERT pin response for a sample temperature
profile with the device configured for the Interrupt mode and a fault tolerance queue setting of two. Figure 5-5 illustrates
how the ALERT pin output would look if there was a longer delay between the ALERT trigger and the reading of a
register.
Figure 5-4. Interrupt Mode (Fault Tolerance Queue = 2)
THIGH Limit
Temperature
TLOW Limit
ALERT
(Active High, POL = 1)
Read Register
Read Register
Read Register
ALERT
(Active Low, POL = 0)
Temperature Measurements/Conversions
12
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
Figure 5-5. Interrupt Mode (Fault Tolerance Queue = 2) Delay Before Reading Register
THIGH Limit
Temperature
TLOW Limit
ALERT
(Active High, POL = 1)
Read Register
Read Register
ALERT
(Active Low, POL = 0)
Temperature Measurements/Conversions
5.4
Shutdown Mode
To reduce current consumption and save power, the device features a Shutdown mode that disables all internal device
circuitry except for the serial interface and POR circuits. While in the Shutdown mode, the internal temperature sensor is
not active, so no temperature measurements will be made. Entering and exiting the Shutdown mode is controlled by the
SD bit in the Configuration Register.
Entering the Shutdown mode can affect the ALERT pin depending on the Alarm Thermostat mode. If the device is
configured to operate in the Interrupt mode, then the ALERT pin will go inactive when the device enters the Shutdown
mode. However, the ALERT pin will not change states if the device is operating in the Comparator mode.
The fault count information will not change when the device enters or exits the Shutdown mode. Therefore, the number of
previous temperature faults recorded by the internal fault counter will be retained unless the device is power-cycled or
reset. When exiting the Shutdown mode, the ALERT pin will go active if operating in Interrupt mode, a valid fault
condition exists, and the THIGH and TLOW event cycles are maintained (i.e. THIGH event before entering Shutdown mode
followed by a TLOW event when exiting Shutdown mode).
5.4.1 One-Shot Mode
The AT30TS75A features a One-Shot Temperature mode that allows the device to perform a single temperature
measurement while in the Shutdown mode. By keeping the device in the Shutdown mode and utilizing the One-Shot
mode, the AT30TS75A can remain in a lower power state and only go active to take temperature measurements on an
as-needed basis. The internal fault counter will be updated when taking a temperature measurement using the
One-Shot mode; therefore, a valid fault condition can be generated by the One-Shot temperature measurements. If
operating in Comparator mode, then the fault condition will cause the ALERT pin to go either active or inactive depending
on if the fault condition is a result of a THIGH or TLOW event. If operating in Interrupt mode, the fault condition will cause the
ALERT pin to pulse active for a short duration of time to indicate a THIGH or TLOW event has occurred. The ALERT pin will
then return to the inactive state.
The One-Shot mode is controlled using the OS bit in the Configuration Register (see Section 6.3.1, “OS Bit” on page 19).
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
13
6.
Registers
The AT30TS75A contains five registers (a Pointer Register and four data registers) that are used to control the
operational mode and performance of the temperature sensor, store the user-defined high and low temperature limits,
and store the digitized temperature measurements. All accesses to the device are performed using these five registers.
In order to read from and write to one of the device's four data registers, the user must first select a desired data register
by utilizing the Pointer Register.
Table 6-1. Registers
Register
Address
n/a
Read/Write
Size
8-bit
Power-on Default
00h
Pointer Register
W
Temperature Register
Configuration Register
TLOW Limit Register
THIGH Limit Register
00h
R
16-bit
16-bit
16-bit
16-bit
0000h
01h
R/W
R/W
R/W
0000h
02h
4B00h (75C)
5000h (80C)
03h
The Configuration Register, despite being 16-bits wide, is compatible to industry standard LM75-type temperature
sensors that use an 8-bit wide register in that only the first 8-bits of the Configuration Register need to be written to or
read from.
6.1
Pointer Register
The 8-bit Write-only Pointer Register is used to address and select which one of the device's four data registers
(Temperature Register, Configuration Register, TLOW Limit Register, or THIGH Limit Register) will be read from or written
to.
For Read operations from the AT30TS75A, once the Pointer Register is set to point to a particular data register, it
remains pointed to that same data register until the Pointer Register value is changed.
Example: If the user sets the Pointer Register to point to the Temperature Register, then all subsequent reads from
the device will output data from the Temperature Register until the Pointer Register value is changed.
For Write operations to the AT30TS75A, the Pointer Register value must be refreshed each time a Write to the device is
to be performed, even if the same data register is going to be written to a second time in a row.
Example: If the Pointer Register is set to point to the Configuration Register, once the subsequent Write operation to
the Configuration Register has completed, the user cannot write again into the Configuration Register
without first setting the Pointer Register value again. As long as a Write operation is to be performed, the
device will assume that the Pointer Register value is the first data byte received after the address byte.
Since only four data registers are available for access, only the two LSBs (P1 and P0) of the Pointer Register are used;
the remaining six bits (P7-P2) of the Pointer Register should always be set to zero to allow for future migration paths to
other temperature sensor devices that have more than four data registers. Table 6-2 shows the bit assignments of the
Pointer Register and the associated pointer addresses of the data registers available. Attempts to write any values other
than those listed in Table 6-2 into the Pointer Register will be ignored by the device, and the contents of the Pointer
Register will not be changed. However, the device will respond back to the Master with an ACK to indicate that the device
successfully received a data byte even though no operation will be performed.
14
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
Table 6-2. Pointer Register and Address Assignments
Pointer Register Value
Associated
Address
P7
0
P6
0
P5
0
P4
0
P3
0
P2
0
P1
0
P0
0
Register Selected
Temperature Register
Configuration Register
TLOW Limit Register
THIGH Limit Register
00h
01h
02h
03h
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
1
To set the value of the Pointer Register, the Master must first initiate a Start condition followed by the AT30TS75A's
device address byte (1001AAA0 where “AAA” corresponds to the hard-wired A2-0 address pins). After the AT30TS75A
has received the proper address byte, the device will send an ACK to the Master. The Master must then send the
appropriate data byte to the AT30TS75A to set the value of the Pointer Register.
After device power-up or reset, the Pointer Register defaults to 00h which is the Temperature Register location;
therefore, the Temperature Register can be read from immediately after device power-up or reset without having to set
the Pointer Register.
Figure 6-1. Write Pointer Register
1
2
3
4
5
6
7
8
0
9
0
1
2
3
4
5
6
7
8
9
0
SCK
SDA
Address Byte
Pointer Register Byte
1
0
0
1
A
A
A
P7
P6
P5
P4
P3
P2
P1
P0
MSB
MSB
Start
by
Master
Stop
by
Master
ACK
from
Slave
ACK
from
Slave
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
15
6.2
Temperature Register
The Temperature Register is a 16-bit Read-only Register that stores the digitized value of the most recent temperature
measurement. The temperature data value is represented in the twos complement format, and, depending on the
resolution selected, up to 12 bits of data will be available for output with the remaining LSBs being fixed in the Logic 0
state. The Temperature Register can be read at any time, and since temperature measurements are performed in the
background, reading the Temperature Register does not affect any other operation that may be in progress.
The MSB (bit 15) of the Temperature Register contains the sign bit of the measured temperature value with a zero
indicating a positive number and a one indicating a negative number. The remaining MSBs of the Temperature Register
contain the temperature value in the twos complement format. Table 6-3 details the Temperature Register format for the
different selectable resolutions, and Table 6-4 shows some examples for 12-bit resolution Temperature Register data
values and the associated temperature readings.
Table 6-3. Temperature Register Format
Upper Byte
Lower Byte
Resolution
12 bits
11 bits
10 bits
9 bits
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
Bit 8
TD
TD
TD
TD
Bit 7
TD
TD
TD
TD
Bit 6
TD
TD
TD
0
Bit 5
TD
TD
0
Bit 4
TD
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
Sign TD
Sign TD
Sign TD
Sign TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Note:
TD = Temperature Data
Table 6-4. 12-bit Resolution Temperature Data/Values Examples
Temperature Register Data
Binary Value
Temperature
+125°C
Hex Value
7D00h
6400h
4B00h
3280h
1940h
0A20h
0010h
0000h
FFF0h
F5E0h
E6C0h
CD80h
C900h
0111 1101 0000 0000
0110 0100 0000 0000
0100 1011 0000 0000
0011 0010 1000 0000
0001 1001 0100 0000
0000 1010 0010 0000
0000 0000 0001 0000
0000 0000 0000 0000
1111 1111 1111 0000
1111 0101 1110 0000
1110 0110 1100 0000
1100 1101 1000 0000
1100 1001 0000 0000
+100°C
+75°C
+50.5°C
+25.25°C
+10.125°C
+0.0625°C
0°C
-0.0625°C
-10.125°C
-25.25°C
-50.5°C
-55°C
16
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
After each temperature measurement and digital conversion is complete, the new temperature data is loaded into the
Temperature Register if the register is not currently being read. If a Read is in progress, then the previous temperature
data will be output.
In order to read the most recent temperature measurement data, the Pointer Register must be set or have been
previously set to 00h. If the Pointer Register has already been set to 00h, the Temperature Register can be read by
having the Master first initiate a Start condition followed by the AT30TS75A device address byte (1001AAA1 where
“AAA” corresponds to the hard-wired A2-0 address pins). After the AT30TS75A has received the proper address byte, the
device will send an ACK to the Master. The Master can then read the upper byte of the Temperature Register. After the
upper byte of the Temperature Register has been clocked out of the AT30TS75A, the Master must send an ACK to
indicate that it is ready for the lower byte of the temperature data. The AT30TS75A will then clock out the lower byte of
the Temperature Register, after which the Master must send a NACK to end the operation. When the AT30TS75A
receives the NACK, it will release the SDA line so that the Master can send a Stop or repeated Start condition. If the
Master does not send a NACK but instead sends an ACK after the lower byte of the Temperature Register has been
clocked out, then the device will repeat the sequence by outputting new temperature data starting with the upper byte of
the Temperature Register.
If 8-bit temperature resolution is satisfactory, then the lower byte of the Temperature Register does not need to be read.
In this case, the Master would send a NACK instead of an ACK after the upper byte of the Temperature Register has
been clocked out of the AT30TS75A. When the AT30TS75A receives the NACK, the device will know that it should not
send out the lower byte of the Temperature Register and will instead release the SDA line so the Master can send a Stop
or repeated Start condition.
The Temperature Register defaults to 0000h after device power-up or reset; therefore, the system should wait the
maximum conversion time (tCONV) for the selected resolution before attempting to read valid temperature data. Since the
Temperature Register is a Read-only register, any attempts to write to the register will be ignored, and the device will
subsequently respond by sending a NACK back to the Master.
Figure 6-2. Read Temperature Register — 16 Bits
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
8
9
1
SCK
SDA
Address Byte
Temperature Register Upper Byte
Temperature Register Lower Byte
1
MSB
0
0
1
A
A
A
1
0
D15 D14 D13 D12 D11 D10 D9 D8
MSB
D7 D6 D5 D4 D3 D2 D1 D0
MSB
Start
by
Master
Stop
by
Master
ACK
from
Slave
NACK
from
Master
ACK
from
Master
Note:
Assumes the Pointer Register was previously set to point to the Temperature Register.
Figure 6-3. Read Temperature Register — 8 Bits
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
1
SCK
SDA
Address Byte
Temperature Register Upper Byte
1
MSB
0
0
1
A
A
A
1
0
D15 D14 D13 D12 D11 D10 D9 D8
MSB
Start
by
Master
Stop
by
Master
ACK
from
Slave
NACK
from
Master
Note:
Assumes the Pointer Register was previously set to point to the Temperature Register.
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
17
6.3
Configuration Register
The Configuration Register is used to control key operational modes and settings of the device such as the One-Shot
mode, the temperature conversion resolution, the fault tolerance queue, the ALERT pin polarity, the Alarm Thermostat
mode, and the Shutdown mode. The Configuration Register is a 16-bit wide Read/Write register; however, only the first
8-bits of the register are actually used while the least-significant 8-bits are reserved for future use to provide an upward
migration path to other temperature sensor devices that have enhanced features. Since only the most-significant 8-bits of
the Configuration Register are used, the device is backwards compatible to industry standard LM75-type temperature
sensors that use 8-bit wide registers.
After device power-up or reset, the Configuration Register defaults to 0000h; therefore, the system should update the
Configuration Register with the desired settings prior to attempting to read the Temperature Register unless the default
Configuration Register settings are satisfactory for the application.
Table 6-5. Configuration Register
Bit
Name
Type Description
0
1
Normal Operation (Default)
15
OS
One-Shot Mode
R/W
Perform One-Shot Measurement
(Valid in Shutdown Mode Only)
00 9-bits (Default)
01 10-bits
14:13 R1:R0
Conversion Resolution
R/W
10 11-bits
11 12-bits
00 Alarm after 1 Fault (Default)
01 Alarm after 2 Consecutive Faults
10 Alarm after 4 Consecutive Faults
11 Alarm after 6 Consecutive Faults
12:11 FT1:FT0 Fault Tolerance Queue
R/W
0
1
0
1
0
ALERT pin is Active Low (Default)
ALERT pin is Active High
Comparator Mode (Default)
Interrupt Mode
10
9
POL
ALERT Pin Polarity
R/W
R/W
CMP/INT Alarm Thermostat Mode
Temperature Sensor Performing Active Measurements
(Default)
8
SD
Shutdown Mode
R/W
R
1
0
Temperature Sensor Disabled and Device In Shutdown Mode
Reserved for Future Use
7:0
RFU
Reserved for Future Use
To set the value of the Configuration Register, the Master must first initiate a Start condition followed by the
AT30TS75A's device address byte (1001AAA0 where “AAA” corresponds to the hard-wired A2-0 address pins). After the
AT30TS75A has received the proper address byte, the device will send an ACK to the Master. The Master must then
send the appropriate Pointer Register byte of 01h to select the Configuration Register. After the Pointer Register byte of
01h has been sent, the AT30TS75A will send another ACK to the Master. After receiving the ACK from the AT30TS75A,
the Master must then send the appropriate data byte to the AT30TS75A to set the value of the Configuration Register.
Only the first data byte sent to the AT30TS75A will be recognized as valid data; any subsequent bytes received by the
device will simply be ignored. If the Master does not send a complete byte of Configuration Register data prior to issuing
a Stop or repeated Start condition, then the AT30TS75A will ignore the data and the contents of the Configuration
Register will be unchanged.
18
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
6.3.1 OS Bit
The OS bit is used to enable the One-Shot Temperature Measurement mode. When a Logic 1 is written to the OS bit
while the AT30TS75A is in the Shutdown mode, the device will become active and perform a single temperature
measurement and conversion. After the Temperature Register has been updated with the measured temperature data,
the device will return to the low-power Shutdown mode and clear the OS bit.
Writing a one to the OS bit when the device is not in the Shutdown mode will have no affect. When reading the
Configuration Register, the OS bit will always be read as a Logic 0.
6.3.2 R1:R0 Bits
The R1 and R0 bits are used to select the conversion resolution of the internal sigma-delta ADC. Four possible
resolutions can be set to maximize for either higher resolution or faster conversion times. The R1 and R0 bits default to
the Logic 0 state after device power-up or reset to retain backwards compatibility to industry-standard LM75-type
devices.
Table 6-6. Conversion Resolution
R1
0
R0
0
Conversion Resolution
Conversion Time
25ms
9 bits
0.5°C
0.25°C
0
1
10 bits
11 bits
12 bits
50ms
1
0
0.125°C
0.0625°C
100ms
1
1
200ms
6.3.3 FT1:FT0 Bits
The FT1 and FT0 bits are used to set the fault tolerance queue value which defines how many consecutive faults must
occur before the ALERT pin will be activated (see Section 5.3.1, “Fault Tolerance Limits” on page 10). The FT1 and FT0
bit settings provide four different fault values as detailed in Table 6-7. After the device powers up or resets, both the FT1
and FT0 bits will default to the Logic 0 state.
Table 6-7. Fault Tolerance Queue
NVFT1
NVFT0
Consecutive Faults Required
0
0
1
1
0
1
0
1
1
2
4
6
6.3.4 POL Bit
The ALERT pin polarity is controlled by the POL bit. When the POL bit is in the Logic 0 state, the ALERT pin will be an
active low output (the default setting after device power-up or reset). To configure the ALERT pin as an active high
output, the POL bit must be set to the Logic 1 state.
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
19
6.3.5 CMP/INT Bit
The CMP/INT bit controls whether the device will operate in the Comparator mode or the Interrupt mode. Setting the
CMP/INT bit to the Logic 0 state will put the device into the Comparator mode (default after device power-up or reset).
Alternatively, when the CMP/INT bit is set to the Logic 1 state, then the device will operate in the Interrupt mode. The
function of the ALERT pin changes based on the CMP/INT bit setting.
6.3.6 SD Bit
The SD bit is used to enable or disable the device's Shutdown mode. When the SD bit is in the Logic 0 state (default after
device power-up or reset), the device will be in the normal operational mode and perform continuous temperature
measurements and conversions. When the SD bit is set to the Logic 1 state, the device will finish the current temperature
measurement and conversion and will store the result in the Temperature Register, after which the device will then enter
the Shutdown mode.
Resetting the SD bit back to a Logic 0 will return the device to the normal operating mode.
Figure 6-4. Write to Configuration Register
1
2
3
4
5
6
7
8
9
1
2
0
3
4
5
6
7
0
8
1
9
0
1
2
3
4
5
6
7
8
9
0
SCK
SDA
Address Byte
Pointer Register Byte
Configuration Register Upper Byte
1
MSB
0
0
1
A
A
A
0
0
0
MSB
0
0
0
0
D15 D14 D13 D12 D11 D10 D9 D8
MSB
Stop
by
Master
Start
by
Master
ACK
from
Slave
ACK
from
Slave
ACK
from
Slave
Figure 6-5. Read from Configuration Register
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
1
SCK
SDA
Configuration Register Upper Byte
Address Byte
1
MSB
0
0
1
A
A
A
1
0
D15 D14 D13 D12 D11 D10 D9 D8
MSB
Start
by
Master
Stop
by
Master
ACK
from
Slave
NACK
from
Master
Note:
Assumes the Pointer Register was previously set to point to the Configuration Register.
20
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
6.4
TLOW and THIGH Limit Registers
The 16-bit TLOW and THIGH Limit Registers store the user-programmable lower and upper temperature limits for the
temperature alarm. Like the Temperature Register, the temperature data values of the TLOW and THIGH Limit Registers
are stored in the twos complement format with the MSB (bit 15) of the registers containing the sign bit (zero indicates a
positive number and a one indicates a negative number).
As with the Temperature Register, the resolution selected by the R1 and R0 bits of the Configuration Register will
determine how many bits of the TLOW and THIGH Limit Registers will be used. Therefore, when writing to the TLOW and
THIGH Limit Registers, up to 12 bits of data will be recognized by the device with the remaining LSBs being internally fixed
to the Logic 0 state. Similarly, when reading from the registers, up to 12 bits of data will be output from the device with the
remaining LSBs fixed in the Logic 0 state.
Table 6-8. TLOW Limit Register and THIGH Limit Register Format
Upper Byte
Lower Byte
Resolution
12 bits
11 bits
10 bits
9 bits
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
Bit 8
TD
TD
TD
TD
Bit 7
TD
TD
TD
TD
Bit 6
TD
TD
TD
0
Bit 5
TD
TD
0
Bit 4
TD
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
Sign TD
Sign TD
Sign TD
Sign TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
TD
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Note:
TD = Temperature Data
To set the value of either the TLOW or THIGH Limit Register, the Master must first initiate a Start condition followed by the
AT30TS75A device address byte (1001AAA0 where “AAA” corresponds to the hard-wired A2-0 address pins). After the
AT30TS75A has received the proper address byte, the device will send an ACK to the Master. The Master must then
send the appropriate Pointer Register byte of 02h to select the TLOW Limit Register or 03h to select the THIGH Limit
Register. After the Pointer Register byte has been sent, the AT30TS75A will send another ACK to the Master. After
receiving the ACK from the AT30TS75A, the Master must then send two data bytes to the AT30TS75A to set the value of
the TLOW or THIGH Limit Register. Any subsequent bytes sent to the AT30TS75A will simply be ignored by the device. If
the Master does not send two complete bytes of data prior to issuing a Stop or repeated Start condition, then the
AT30TS75A will ignore the data and the contents of the register will not be changed.
In order to read the TLOW or THIGH Limit Register, the Pointer Register must be set or have been previously set to 02h to
select the TLOW Limit Register or 03h to select the THIGH Limit Register (if the previous operation was a Write to one of the
registers, then the Pointer Register will already be set for that particular limit register). If the Pointer Register has already
been set appropriately, the TLOW or THIGH Limit Register can be read by having the Master first initiate a Start condition
followed by the AT30TS75A device address byte (1001AAA1 where “AAA” corresponds to the hard-wired A2-0 address
pins). After the AT30TS75A has received the proper address byte, the device will send an ACK to the Master. The
Master can then read the upper byte of the TLOW or THIGH Limit Register. After the upper byte of the register has been
clocked out of the AT30TS75A, the Master must send an ACK to indicate that it is ready for the lower byte of data. The
AT30TS75A will then clock out the lower byte of the register, after which the Master must send a NACK to end the
operation. When the AT30TS75A receives the NACK, it will release the SDA line so that the Master can send a Stop or
repeated Start condition. If the Master does not send a NACK but instead sends an ACK after the lower byte of the
register has been clocked out, then the device will repeat the sequence by outputting the data again starting with the
upper byte of the register.
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
21
The TLOW Limit Register defaults to 4B00h (+75°C) and the THIGH Limit Register defaults to 5000h (+80°C) after the
device powers up or resets; therefore, both registers will need to be modified after power-up/reset if these default
temperature limits are not satisfactory for the application. The value of the high temperature limit stored in the THIGH Limit
Register must be greater than the value of the low temperature limit stored in the TLOW Limit Register in order for the
ALERT function to work properly; otherwise, the ALERT pin will output erroneous results and will falsely signal
temperature alarms. In addition, changing either value of the THIGH or TLOW Limit Register will cause the internal fault
counter to reset back to zero.
Figure 6-6. Write to TLOW or THIGH Limit Register
1
2
0
3
0
4
5
6
7
8
0
9
0
1
2
0
3
4
5
6
7
8
9
0
SCK
SDA
Address Byte
Pointer Register Byte
1
1
A
A
A
0
0
0
0
0
P1 P0
MSB
MSB
Start
by
Master
ACK
from
Slave
ACK
from
Slave
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
T
LOW
or T
Limit Register
T
or T
Limit Register
HIGH
Upper Byte
LOW
HIGH
Lower Byte
D15 D14 D13 D12 D11 D10 D9 D8
MSB
0
D7 D6 D5 D4 D3 D2 D1 D0
MSB
0
Stop
by
Master
ACK
from
Slave
ACK
from
Slave
Figure 6-7. Read from TLOW or THIGH Limit Register
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
8
9
1
SCK
SDA
TLOW or THIGH Limit Register
TLOW or THIGH Limit Register
Lower Byte
Address Byte
Upper Byte
1
MSB
0
0
1
A
A
A
1
0
D15 D14 D13 D12 D11 D10 D9 D8
MSB
D7 D6 D5 D4 D3 D2 D1 D0
MSB
Start
by
Master
Stop
by
Master
ACK
from
Slave
ACK
from
Master
NACK
from
Master
Note:
Assumes the Pointer Register was previously set to point to the TLOW or THIGH Limit Register.
22
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
7.
SMBus Features and I2C General Call
7.1
SMBus Alert
The AT30TS75A utilizes the ALERT pin to support the SMBus Alert function when the Alarm Thermostat mode is set to
the Interrupt mode (the CMP/INT bit of the Configuration Register is set to one) and the ALERT pin polarity is set to
active low (the POL bit of the Configuration Register is set to zero). The AT30TS75A is a slave-only device, and normally,
slave devices on the SMBus cannot signal to the Master that they want to communicate. However, the AT30TS75A uses
the SMBus Alert function (the ALERT pin) to signal to the Master that it wants to communicate.
Several SMBus Alert pins from different slave devices can be connected to a common SMBus Alert input on the Master.
When the SMBus Alert input on the Master is pulled low by one of the slave devices, the Master can perform a
specialized Read operation from the slave devices to determine which device sent the SMBus Alert signal.
The specialized Read operation is known as an SMBus ARA and requires that the Master first initiate a Start condition
followed by the SMBus ARA code of 00011001. The slave device that generated the SMBus Alert signal will respond to
the Master with an ACK. After sending the ACK, the slave device will then output its own device address (1001AAA for
the AT30TS75A where “AAA” corresponds to the hard-wired A2-0 address pins) on the bus. Since the device address is
seven bits long, the remaining eighth bit (the LSB) is used as an indicator to notify the Master which temperature limit
caused the alarm (the LSB will be a Logic 1 if the THIGH limit was met or exceeded, and the LSB will be a Logic 0 if the
TLOW limit was exceeded).
The SMBus ARA can activate several slave devices at the same time; therefore, if more than one slave responds,
standard SMBus arbitration rules apply and the device with the lowest address wins the arbitration. The device winning
the arbitration will clear its SMBus Alert output after it has responded to the SMBus ARA and provided its device address.
All other devices with higher addresses do not generate an ACK and continue to hold their SMBus Alert outputs low until
cleared. The Master will continue to issue SMBus ARA sequences until all slave devices that generated an SMBus Alert
signal have responded and cleared their SMBus Alert outputs.
Figure 7-1. SMBus Alert
1
2
3
4
5
6
7
0
8
1
9
0
1
2
3
4
5
6
7
8
9
SCK
SDA
SMBus ARA Code
AT30TS75 Device Address Byte
0
0
0
1
1
0
1
0
0
1
A2
A1 A0 Limit
1
MSB
MSB
Start
by
Master
Stop
by
Master
ACK
from
Slave
NACK
from
Master
Note:
The Limit bit (the LSB) of the device address byte will be one or zero depending on if the THIGH or TLOW limit
was exceeded.
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
23
7.2
SMBus Timeout
The AT30TS75A supports the SMBus Timeout feature in which the AT30TS75A will reset its serial interface and release
the SMBus (stop driving the bus and let SDA float high) if the SCL pin is held low for more than the minimum tTIMEOUT
specification. The AT30TS75A will be ready to accept a new Start condition before tTIMEOUT maximum has elapsed.
Figure 7-2. SMBus Timeout
t
TIMEOUT (MAX)
t
TIMEOUT (MIN)
SCL
Device will release Bus and
be ready to accept a new
Start Condition within this Time
7.3
General Call
The AT30TS75A will respond to an I2C general call address (0000000) from the Master only if the eighth bit (the LSB) of
the general call address byte is zero. If the general call address byte is 00000000, then the device will send an ACK to
the Master and await a command byte from the Master.
If the Master sends a command byte of 04h, then the AT30TS75A will re-latch the status of its address pins in case the
system has assigned a new address to the device. If the Master sends a command byte of 06h (General Call Reset),
then the AT30TS75A will re-latch the status of its address pins and perform a reset sequence. The reset sequence will
reset all registers to their power-up defaults, and the device will be busy for a maximum time of tPOR during the Reset
operation.
24
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
8.
Electrical Specifications
8.1
Absolute Maximum Ratings*
*Notice: Stresses beyond those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
Functional operation of the device at these ratings or any
other conditions beyond those indicated in the operational
sections of this specification is not implied. Exposure to
absolute maximum rating conditions for extended periods
may affect device reliability. Voltage extremes referenced
in the “Absolute Maximum Ratings” are intended to
accommodate short duration undershoot/overshoot
conditions and does not imply or guarantee functional
device operation at these levels for any extended period of
time.
Temperature under Bias . . . . . . . -40°C to +125°C
Storage Temperature . . . . . . . . . -65°C to +150°C
Supply voltage
with respect to ground . . . . . . . . . . .-0.5V to +7.0V
ALERT Pin . . . . . . . . . . . . . . .-0.5V to VCC + 0.3V
All input voltages
with respect to ground . . . . . . .-0.5V to VCC + 0.5V
Pull-up voltages applied to the ALERT pin that exceed the
“Absolute Maximum Ratings” may forward bias to the ESD
protection circuitry. Doing so may result in improper device
function and may corrupt temperature measurements.
All other output voltages
with respect to ground . . . . . . .-0.5V to VCC + 0.5V
8.2
DC and AC Operating Range
AT30TS75A
-55C to +125C(1)(2)
1.7V to 5.5V
Operating Temperature (Case)
VCC Power Supply
Industrial High Temperature
Notes: 1. Device operation is guaranteed from -40°C to +125°C.
2. Device operation is not guaranteed at -55°C but ensured by characterization.
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
25
8.3
DC Characteristics
Symbol Parameter
VCC Range
Condition
Min
Typ(1)
60
Max
75
Units
1.7V ≤ VCC ≤ 2.0V
2.7V ≤ VCC ≤ 3.6V
4.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC ≤ 2.0V
2.7V ≤ VCC ≤ 3.6V
4.5V ≤ VCC ≤ 5.5V
2.2V ≤ VCC ≤ 3.6V
Active Current,
Bus Inactive
Active Temperature
Conversions
ICC1
65
95
μA
85
125
160
225
325
375
120
150
225
235
Active Temperature
Conversions,
Active Current,
Bus Active
ICC2
μA
μA
μA
fSCL = 400kHz
Active Temperature
Conversions,
Active Current,
Bus Active
ICC3
4.5V ≤ VCC ≤ 5.5V
610
800
fSCL = 3.4MHz
1.7V ≤ VCC ≤ 2.0V
2.7V ≤ VCC ≤ 3.6V
4.5V ≤ VCC ≤ 5.5V
1.7V ≤ VCC ≤ 2.0V
2.7V ≤ VCC ≤ 3.6V
4.5V ≤ VCC ≤ 5.5V
2.2V ≤ VCC ≤ 3.6V
4.5V ≤ VCC ≤ 5.5V
0.4
0.6
2.5
3.5
5.5
140
180
270
365
750
±1
Shutdown Mode
ISD1
Current, Bus Inactive
1.2
110
130
180
210
550
Shutdown Mode
ISD2
fSCL = 400kHz
fSCL = 3.4MHz
μA
μA
Current, Bus Active
Shutdown Mode
ISD3
Current, Bus Active
ILI
Input Leakage Current
VIN = CMOS levels
VOUT = CMOS levels
μA
μA
Output Leakage
Current
ILO
±1
VIL
Input Low Voltage
Input High Voltage
Output Low Voltage
0.3 x VCC
V
V
V
VIH
0.7 x VCC
VOL1
IOL = 3mA
IOL = 4mA
IOH = -100μA
0.4
0.4
Output Low Voltage,
ALERT Pin
VOL2
VOH
V
V
Output High Voltage
VCC - 0.2
Note: 1. Typical values characterized at TA = +25°C at VCC = 1.8V, 3.0V and 5.0V unless otherwise noted.
26
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
8.4
Temperature Sensor Accuracy and Conversion Characteristics
Symbol
Parameter
Condition
Min
Typ(1)
±0.5
±1.0
±2.0
±3.0
Max
±1.0
±2.0
±3.0
Units
C
TA = 0°C to +85°C
TA = -25°C to +105°C
TA = -40°C to +125°C
TA = -55°C to +125°C(2)
Selectable 9 to 12 bits
9-bit Resolution
TACC
Sensor Accuracy
Conversion Resolution
Conversion Time
TRES
0.5 (9 bits)
0.0625 (12 bits)
C
25
50
37.5
75
10-bit Resolution
11-bit Resolution
12-bit Resolution
tCONV
ms
100
200
150
300
Notes: 1. Typical values characterized at VCC = 3.3V, TA = +25°C unless otherwise noted.
2. Sensor accuracy characterized to this range but not tested or guaranteed.
8.5
AC Characteristics
VCC < 2.2V
VCC ≥ 2.2V
Fast Mode Plus High-Speed Mode
Symbol Parameter
Min
1(1)
Max
Min
1(1)
60
Max
Units
kHz
ns
fSCL
Serial Clock Frequency
1000
3400
tSCLH
tSCLL
tR
Clock High Time
260
500
Clock Low Time
160
ns
Clock/Data Input Rise Time
120
120
100
100
ns
tF
Clock/Data Input Fall Time
ns
tSUDAT
tHDDAT
tV
Data In Setup Time
50
0
10
0
ns
Data In Hold Time
ns
Output Valid Time
350
80
ns
tOH
Output Hold Time
0
0
160
50
ns
tBUF
Bus Free Time Between Stop and Start Condition
Repeated Start Condition Setup Time (SCL High to SDA Low)
Start Condition Hold Time (SDA Low to SCL Low)
Stop Condition Setup Time (SCL High to SDA High)
Noise Suppression Input Filter Time
SMBus Timeout Time
500
50
50
50
ns
tSUSTA
tHDSTA
tSUSTO
tNS
ns
50
ns
50
ns
50
75
10
75
ns
tTIMEOUT
CLOAD
25
25
ms
pF
Capacitive Load for SCL and SDA Lines
400
100
Note: 1. Minimum clock frequency must be at least 1KHz to avoid activating the SMBus Timeout feature.
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
27
Figure 8-1. SMBus/I2C Timing Diagram
tSCKH
tR
tF
tSCKL
SCL
tOH
tSUSTO
tBUF
tHDSTA
tSUDAT
tHDDAT
tSUSTA
tV
OUT
IN
IN
OUT
IN
IN
SDA
Start
Condition
Stop
Condition
Start
Condition
Repeated Start
Condition
8.6
Power-Up Conditions
Symbol
tPOR
Parameter
Min
Max
Units
ms
Power-On Reset Time
1
VPOR
Power-On Reset Voltage Range
1.6
V
Figure 8-2. Power-Up Timing
VCC
Device Access Permitted
V
(min)
(max)
(min)
CC
tPOR
V
POR
Do Not Attempt
Device Access
During this Time
V
POR
tPU
Time
28
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
8.7
Pin Capacitance
Symbol
Parameter
Min
Max
8
Units
pF
(1)
CI/O
Input/Output Capacitance (SDA and ALERT pins)
Input Capacitance (A2-0 and SCL pins)
VI/O = 0V
VIN= 0V
(1)
CIN
6
pF
Note: 1. Not 100% tested (value guaranteed by design and characterization).
8.8
Input Test Waveforms and Measurement Levels
0.9V
CC
AC
Input
Levels
AC
V
CC
2
Measurement
Level
0.1V
CC
tR, tF < 5ns (10% to 90%)
8.9
Output Test Load
Device
Under
Test
100pF
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
29
9.
Ordering Information
9.1
Atmel Ordering Code Detail
A T 3 0 T S 7 5 A - S S 8 M - B
Shipping Carrier Option
Atmel Designator
B = Bulk (Tubes)
T
= Tape and Reel
Voltage Option
Product Family
M = 1.7V to 5.5V
30TS = Digital Temp. Sensor
Device Grade
8
= Green, NiPdAu Lead Finish,
Device Type
Industrial High Temperature Range
(–40°C to +125°C) Accuracy Guaranteed
Package Option
SS = 8-lead, 0.150" wide SOIC
XM = 8-lead, 3.0mm x 3.0mm MSOP
MA = 8-pad, 2.0mm x 3.0mm x 0.6mm
9.2
Green Package Options (Pb/Halide-free/RoHS Compliant)
Lead (Pad)
Finish
Operating
Voltage
Max. Freq.
Atmel Ordering Code
AT30TS75A-SS8M-B
AT30TS75A-SS8M-T
AT30TS75A-XM8M-B
AT30TS75A-XM8M-T
AT30TS75A-MA8M-T
Package
(kHz)
Operation Range
8S1
Industrial High Temperature
(-55°C to +125°C)
NiPdAu
1.7V to 5.5V
3400
8XM
8MA2
Note:
The shipping carrier option code is not marked on the devices.
Package Type
8S1
8-lead, 0.15” wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8-lead, 3.00mm x 3.00mm, Plastic Miniature Small Outline (MSOP)
8XM
8MA2
8-pad, 2.00mm x 3.00mm x 0.60mm, Thermally Enhanced Plastic Ultra Thin Dual Flat No Lead (UDFN)
30
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
10. Part Marking Detail
AT30TS75A: Package Marking Information
8-lead SOIC
8-lead UDFN
8-lead MSOP
2.0 x 3.0 mm Body
T3A
8M@
YXX
ATML8YWW
T3AM
AAAAAAAA
T3A
@
8M XX
YWW@
Note 1:
designates pin 1
Note 2: Package drawings are not to scale
Catalog Number Truncation
AT30TS75A
Truncation Code ###: T3A
Date Codes
Voltages
Y = Year
3: 2013
4: 2014
5: 2015
6: 2016
M = Month
A: January
B: February
...
WW = Work Week of Assembly
% = Minimum Voltage
M: 1.7V min
7: 2017
8: 2018
9: 2019
0: 2020
02: Week 2
04: Week 4
...
L: December
52: Week 52
Country of Assembly
Lot Number
AAA...A = Atmel Wafer Lot Number
Grade/Lead Finish Material
@ = Country of Assembly
8: Industrial (C)
(-40°C to 125°C)/NiPdAu
Trace Code
Atmel Truncation
XX = Trace Code (Atmel Lot Numbers Correspond to Code)
Example: AA, AB.... YZ, ZZ
AT: Atmel
ATM: Atmel
ATML: Atmel
1/18/13
TITLE
DRAWING NO.
REV.
AT30TS75ASM, AT30TS75A Package Marking
Information
30TS75ASM
B
Package Mark Contact:
DL-CSO-Assy_eng@atmel.com
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
31
11. Packaging Information
11.1 8S1 — 8-lead JEDEC SOIC
C
1
E
E1
L
N
Ø
TOP VIEW
END VIEW
e
b
COMMON DIMENSIONS
(Unit of Measure = mm)
A
MIN
1.35
0.10
MAX
1.75
0.25
NOM
–
–
NOTE
SYMBOL
A1
A
A1
b
0.31
0.17
4.80
3.81
5.79
–
0.51
0.25
5.05
3.99
6.20
C
D
E1
E
e
–
–
D
–
–
SIDE VIEW
Notes: This drawing is for general information only.
Refer to JEDEC Drawing MS-012, Variation AA
for proper dimensions, tolerances, datums, etc.
1.27 BSC
L
0.40
0°
–
–
1.27
8°
Ø
6/22/11
DRAWING NO. REV.
8S1
TITLE
GPC
8S1, 8-lead (0.150” Wide Body), Plastic Gull Wing
Small Outline (JEDEC SOIC)
SWB
G
Package Drawing Contact:
packagedrawings@atmel.com
32
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
11.2 8XM — 8-lead MSOP
Pin 1
3
2
1
1
2
3
-B-
E
E
C
1
1
L
N
N
0.20 C B
2X
A
b
A2
3
(N/2 TIPS)
SEE
DETAIL "A"
TOP VIEW
BOTTOM VIEW
END VIEW
e
0.25
BSC
A
0.07 R. MIN
2 PLACES
SEATING PLANE
0.10
C
4
L
2
C
OC
-C-
A1
-H-
SEATING
PLANE
D
1
DETAIL 'A'
-A-
COMMON DIMENSIONS
(Unit of Measure = mm)
SIDE VIEW
MIN
-
MAX
1.10
NOM
-
NOTE
SYMBOL
NOTES:
A
A
A
b
1
2
0.05
0.75
0.22
2.90
0.10
0.85
-
0.15
DIMENSIONS "D" & "E1" DO NOT INCLUDE MOLD
FLASH OR PROTRUSIONS, AND ARE MEASURED
AT DATUM PLANE -H- , MOLD FLASH OR
1.
0.95
0.38
PROTRUSIONS SHALL NOT EXCEED 0.15mm PER SIDE.
2.
3.
DIMENSION IS THE LENGTH OF TERMINAL
FOR SOLDERING TO A SUBSTRATE.
TERMINAL POSITIONS ARE SHOWN FOR REFERENCE ONLY.
D
E
3.00
3.10
1
1
2
4.90 BSC
3.10
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO
ONE ANOTHER WITHIN 0.10mm AT SEATING PLANE.
E
e
L
1
2.90
3.00
0.65 BSC
0.55
5. DATUMS -A- AND -B- TO BE DETERMINED BY DATUM
PLANE -H-
.
0.40
0.80
C
4°
8°
OC
0°
3/1/11
GPC
TZD
DRAWING NO.
TITLE
8XM, 8-lead, 3.0x3.0mm Body, Plastic Thin
Shrink Small Outline Package (TSSOP/MSOP)
REV.
8XM
A
Package Drawing Contact:
packagedrawings@atmel.com
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
33
11.3 8MA2 — 8-pad UDFN
E
1
2
3
4
8
7
6
5
Pin 1 ID
D
C
A2
A1
A
E2
COMMON DIMENSIONS
(Unit of Measure = mm)
b (8x)
MIN
1.90
2.90
1.40
1.20
0.50
0.0
MAX
2.10
3.10
1.60
1.40
0.60
0.05
0.55
NOM
2.00
NOTE
SYMBOL
8
7
6
1
2
3
4
D
E
3.00
D2
E2
A
1.50
Pin#1 ID
D2
1.30
0.55
A1
A2
C
0.02
5
–
–
e (6x)
0.152 REF
0.35
L (8x)
K
L
0.30
0.40
e
0.50 BSC
0.25
b
0.18
0.20
0.30
–
3
K
–
9/6/12
DRAWING NO.
TITLE
GPC
REV.
8MA2, 8-pad, 2 x 3 x 0.6 mm Body, Thermally
Enhanced Plastic Ultra Thin Dual Flat No
Lead Package (UDFN)
YNZ
8MA2
C
Package Drawing Contact:
packagedrawings@atmel.com
34
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
12. Errata
12.1 ALERT Pin State
Issue:
When switching between Comparator and Interrupt modes (or vice versa) while the ALERT
pin is active, the device will not retain its active alert state and will automatically deassert
the ALERT pin.
Workaround: None.
Resolution: The operation of the ALERT pin will be changed with a new revision of the AT30TS75A device so
it will properly retain the ALERT pin status when switching modes. Please contact Atmel for the
estimated availability of the new revision and the method for distinguishing between device
versions.
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
35
13. Revision History
Doc. Rev.
8839H
Date
Comments
04/2014
03/2014
01/2014
10/2013
Add errata.
8839G
8839F
Update values in the DC Characteristics table.
Increase ICC1 typical from 75μA to 85μA and maximum from 100μA to 125μA.
Update a few minor typos in various sections.
8839E
Update Absolute Maximum Rating section.
Update values in the AC Characteristics table.
8839D
8839C
09/2013
07/2013
Update from preliminary to complete/release status.
Update disclaimer page.
8839B
8839A
05/2013
02/2013
Update Tables 8-3 and 8-7.
Update 8MA2 package drawing.
Initial document release.
36
AT30TS75A [DATASHEET]
Atmel-8839H-DTS-AT30TS75A-Datasheet_042014
X
X X X X
X
Atmel Corporation
1600 Technology Drive, San Jose, CA 95110 USA
T: (+1)(408) 441.0311
F: (+1)(408) 436.4200
|
www.atmel.com
© 2014 Atmel Corporation. / Rev.: Atmel-8839H-DTS-AT30TS75A-Datasheet_042014.
Atmel®, Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product
names may be trademarks of others.
DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right
is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE
ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS
INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT
SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES
FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS
BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this
document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information
contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended,
authorized, or warranted for use as components in applications intended to support or sustain life.
SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where
the failure of such products would reasonably be expected to result in significant personal injury or death (“Safety-Critical Applications”) without an Atmel officer's specific written
consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems.
Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are
not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.
相关型号：
AT30TSE002B
Integrated Temperature Sensor with Serial Electrically-erasable and Programmable Read-only Memory
ATMEL
AT30TSE002B-MAH-B
Integrated Temperature Sensor with Serial Electrically-erasable and Programmable Read-only Memory
ATMEL
AT30TSE002B-MAH-T
Integrated Temperature Sensor with Serial Electrically-erasable and Programmable Read-only Memory
ATMEL
AT30TSE752
9- to 12-bit Selectable, ±0.5°C Accurate Digital Temperature Sensor with Nonvolatile Registers and Serial EEPROM
ATMEL
AT30TSE752-MA8-T
9- to 12-bit Selectable, ±0.5°C Accurate Digital Temperature Sensor with Nonvolatile Registers and Serial EEPROM
ATMEL
©2020 ICPDF网 联系我们和版权申明