AD630AR [ADI]
Balanced Modulator/Demodulator; 平衡调制器/解调器
| 型号： | AD630AR |
| 厂家： | 
ADI |
| 描述： | Balanced Modulator/Demodulator |
| 文件： | 总13页 (文件大小：494K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
a
Balanced Modulator/Demodulator
AD630
FUNCTIONAL BLOCK DIAGRAM
FEATURES
Recovers Signal from 100 dB Noise
2 MHz Channel Bandwidth
45 V/s Slew Rate
CM OFF
ADJ
6
CM OFF DIFF OFF
DIFF OFF
ADJ
ADJ
5
ADJ
4
3
2.5k⍀
–120 dB Crosstalk @ 1 kHz
1
R
A
AD630
IN
AMP A
AMP B
Pin Programmable, Closed-Loop Gains of ؎1 and ؎2
0.05% Closed-Loop Gain Accuracy and Match
100 V Channel Offset Voltage (AD630BD)
350 kHz Full Power Bandwidth
Chips Available
2
12
11
CH A+
CH A–
COMP
20
+V
S
A
B
2.5k⍀
R
B
17
IN
13
V
OUT
10k⍀
CH B+ 18
10k⍀
14
15
–V
R
19
CH B–
B
F
PRODUCT DESCRIPTION
R
R
The AD630 is a high precision balanced modulator that combines
a flexible commutating architecture with the accuracy and tem-
perature stability afforded by laser wafer trimmed thin film
resistors. Its signal processing applications include balanced
modulation and demodulation, synchronous detection, phase
detection, quadrature detection, phase-sensitive detection,
lock-in amplification, and square wave multiplication. A network
of on-board applications resistors provides precision closed-loop
gains of 1 and 2 with 0.05% accuracy (AD630B). These
resistors may also be used to accurately configure multiplexer
gains of +1, +2, +3, or +4. Alternatively, external feedback may
be employed, allowing the designer to implement high gain or
complex switched feedback topologies.
5k⍀
16
7
A
CHANNEL
STATUS
B/A
COMP
9
SEL B
SEL A
10
8
–V
S
PRODUCT HIGHLIGHTS
1. The configuration of the AD630 makes it ideal for signal
processing applications, such as balanced modulation and
demodulation, lock-in amplification, phase detection, and
square wave multiplication.
2. The application flexibility of the AD630 makes it the best
choice for applications that require precisely fixed gain,
switched gain, multiplexing, integrating-switching functions,
and high speed precision amplification.
The AD630 can be thought of as a precision op amp with two
independent differential input stages and a precision comparator
that is used to select the active front end. The rapid response
time of this comparator coupled with the high slew rate and fast
settling of the linear amplifiers minimize switching distortion. In
addition, the AD630 has extremely low crosstalk between chan-
nels of –100 dB @ 10 kHz.
3. The 100 dB dynamic range of the AD630 exceeds that of any
hybrid or IC balanced modulator/demodulator and is compa-
rable to that of costly signal processing instruments.
The AD630 is used in precision signal processing and instru-
mentation applications that require wide dynamic range. When
used as a synchronous demodulator in a lock-in amplifier
configuration, it can recover a small signal from 100 dB of inter-
fering noise (see Lock-In Amplifier Applications section). Although
optimized for operation up to 1 kHz, the circuit is useful at
frequencies up to several hundred kilohertz.
4. The op amp format of the AD630 ensures easy implementa-
tion of high gain or complex switched feedback functions.
The application resistors facilitate the implementation of
most common applications with no additional parts.
5. The AD630 can be used as a 2-channel multiplexer with
gains of +1, +2, +3, or +4. The channel separation of
100 dB @ 10 kHz approaches the limit achievable with an
empty IC package.
Other features of the AD630 include pin programmable frequency
compensation, optional input bias current compensation resis-
tors, common-mode and differential-offset voltage adjustment,
and a channel status output that indicates which of the two
differential inputs is active. This device is now available to
Standard Military Drawing (DESC) numbers 5962-8980701RA
and 5962-89807012A.
6. The AD630 has pin strappable frequency compensation (no
external capacitor required) for stable operation at unity gain
without sacrificing dynamic performance at higher gains.
7. Laser trimming of comparator and amplifying channel offsets
eliminates the need for external nulling in most cases.
REV. E
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, norforanyinfringementsofpatentsorotherrightsofthirdpartiesthat
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
www.analog.com
© 2004 Analog Devices, Inc. All rights reserved.
IMPORTANT LINKS for the AD630*
Last content update 05/03/2013 01:15 pm
PARAMETRIC SELECTION TABLES
DESIGN COLLABORATION COMMUNITY
Find Similar Products By Operating Parameters
Collaborate Online with the ADI support team and other designers
about select ADI products.
DOCUMENTATION
Follow us on Twitter: www.twitter.com/ADI_News
Like us on Facebook: www.facebook.com/AnalogDevicesInc
AD630: Military Data Sheet
AN-924: Digital Quadrature Modulator Gain
AN-683: Strain Gage Measurement Using an AC Excitation
AN-307: Modem-Circuit Techniques Simplify Instrumentation
Designs
AN-306: Synchronous System Measures micro-Ohms
AN-214: Ground Rules for High Speed Circuits
AN-349: Keys to Longer Life for CMOS
DESIGN SUPPORT
Submit your support request here:
Linear and Data Converters
Embedded Processing and DSP
AN-308: Commutating Amp Multiplies Precisely
ADI Warns Against Misuse of COTS Integrated Circuits
Space Qualified Parts List
Telephone our Customer Interaction Centers toll free:
Americas:
Europe:
China:
1-800-262-5643
00800-266-822-82
4006-100-006
1800-419-0108
8-800-555-45-90
Leading Inside Advertorials: Broadband I/Q Modulator Eases Radio
Design
India:
Russia:
ADL5375 Modulator / ADL5382 Demodulator
Quality and Reliability
Lead(Pb)-Free Data
EVALUATION KITS & SYMBOLS & FOOTPRINTS
Symbols and Footprints
SAMPLE & BUY
AD630
View Price & Packaging
Request Evaluation Board
Request Samples Check Inventory & Purchase
Find Local Distributors
* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet.
Note: Dynamic changes to the content on this page (labeled 'Important Links') does not
constitute a change to the revision number of the product data sheet.
This content may be frequently modified.
(@ 25؇C and ؎V = ؎15 V, unless otherwise noted.)
AD630–SPECIFICATIONS
S
AD630J/AD630A
AD630K/AD630B
AD630S
Typ Max
Model
Min
Typ
Max
Min
Typ
Max
Min
Unit
GAIN
Open-Loop Gain
90
110
0.1
0.1
2
100
120
90
110
0.1
0.1
2
dB
%
%
ppm/°C
1, 2 Closed-Loop Gain Error
Closed-Loop Gain Match
Closed-Loop Gain Drift
0.05
0.05
2
CHANNEL INPUTS
VIN Operational Limit1
Input Offset Voltage
Input Offset Voltage
TMIN to TMAX
Input Bias Current
Input Offset Current
Channel Separation @ 10 kHz
(–VS + 4 V) to (+VS – 1 V)
500
(–VS + 4 V) to (+VS – 1 V)
100
(–VS + 4 V) to (+VS – 1 V)
500
V
µV
800
160
1000
µV
nA
nA
dB
100
10
300
50
100
10
300
50
100
10
300
50
100
100
100
COMPARATOR
V
IN Operational Limit1
(–VS + 3 V) to (+VS – 1.5 V) (–VS + 3 V) to (+VS – 1.5 V)
(–VS + 3 V) to (+VS – 1.3 V)
1.5
V
mV
Switching Window
1.5
1.5
Switching Window
TMIN to TMAX
2.0
300
2.0
300
2.5
300
mV
nA
ns
Input Bias Current
Response Time (–5 mV to +5 mV Step)
Channel Status
100
200
100
200
100
200
I
SINK @ VOL = –VS + 0.4 V2
1.6
1.6
1.6
mA
V
Pull-Up Voltage
(–VS + 33 V)
(–VS + 33 V)
(–VS + 33 V)
DYNAMIC PERFORMANCE
Unity Gain Bandwidth
Slew Rate3
2
45
3
2
45
3
2
45
3
MHz
V/µs
µs
Settling Time to 0.1% (20 V Step)
OPERATING CHARACTERISTICS
Common-Mode Rejection
Power Supply Rejection
Supply Voltage Range
85
90
5
105
110
90
90
5
110
110
90
90
5
110
110
dB
dB
V
16.5
5
16.5
5
16.5
5
Supply Current
4
4
4
mA
OUTPUT VOLTAGE, @ RL = 2 kΩ
T
MIN to TMAX
10
10
10
V
Output Short-Circuit Current
25
25
25
mA
TEMPERATURE RANGES
Rated Performance–N Package
Rated Performance–D Package
0
–25
70
+85
0
–25
70
+85
N/A
°C
°C
–55
+125
NOTES
1If one terminal of each differential channel or comparator input is kept within these limits the other terminal may be taken to the positive supply.
2ISINK @ VOL = (–VS + 1); V is typically 4 mA.
3Pin 12 Open. Slew rate with Pin 12 and Pin 13 shorted is typically 35 V/µs.
Specifications subject to change without notice.
–2–
REV. E
AD630
ABSOLUTE MAXIMUM RATINGS
THERMAL CHARACTERISTICS
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 V
Internal Power Dissipation . . . . . . . . . . . . . . . . . . . . 600 mW
Output Short-Circuit to Ground . . . . . . . . . . . . . . . Indefinite
Storage Temperature, Ceramic Package . . . –65°C to +150°C
Storage Temperature, Plastic Package . . . . . –55°C to +125°C
Lead Temperature Range (Soldering, 10 sec) . . . . . . . . 300°C
Maximum Junction Temperature . . . . . . . . . . . . . . . . . 150°C
JA
JC
20-Lead PDIP (N)
20-Lead Ceramic DIP (D)
24°C/W 61°C/W
35°C/W 120°C/W
20-Lead Leadless Chip Carrier LCC (E) 35°C/W 120°C/W
20-Lead SOIC (R-20)
38°C/W 75°C/W
ORDERING GUIDE
Temperature Ranges Package Description
Model
Package Option
AD630JN
AD630KN
AD630AR
AD630AR-REEL
AD630AD
0°C to 70°C
PDIP
PDIP
SOIC
N-20
N-20
R-20
0°C to 70°C
–25°C to +85°C
–25°C to +85°C
–25°C to +85°C
–25°C to +85°C
–55°C to +125°C
–55°C to +125°C
–55°C to +125°C
–55°C to +125°C
–55°C to +125°C
0°C to 70°C
SOIC 13" Tape and Reel R-20
SBDIP
SBDIP
SBDIP
SBDIP
SBDIP
CLCC
CLCC
Chip
D-20
D-20
D-20
D-20
D-20
E-20A
E-20A
AD630BD
AD630SD
AD630SD/883B
5962-8980701RA
AD630SE/883B
5962-89807012A
AD630JCHIPS
AD630SCHIPS
–55°C to +125°C
Chip
PIN CONFIGURATIONS
CHIP METALLIZATION AND PINOUT
Dimensions shown in inches and (millimeters).
Contact factory for latest dimensions.
20-Lead SOIC, PDIP, and CERDIP
R
A
CH A–
20
1
2
IN
CH A+
19 CH B–
CH B+
3
18
17
16
15
14
13
DIFF OFF ADJ
DIFF OFF ADJ
CM OFF ADJ
4
R
R
B
IN
5
AD630
A
TOP VIEW
6
R
R
CM OFF ADJ
F
(Not to Scale)
7
CHANNEL STATUS B/A
B
–V
S
8
V
OUT
SEL B
SEL A
12 COMP
11
9
10
+V
S
20-Terminal CLCC
3
2
1 20 19
CHIP AVAILABILITY
The AD630 is available in laser trimmed, passivated chip
form. The figure above shows the AD630 metallization pattern,
bonding pads and dimensions. AD630 chips are available; con-
sult factory for details.
4
5
DIFF OFF ADJ
CM OFF ADJ
18 CH B+
17
R
B
IN
AD630
CM OFF ADJ 6
16
15
R
R
R
A
TOP VIEW
(Not to Scale)
CHANNEL STATUS B/A 7
F
–V
8
14
B
S
9
10 11 12 13
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD630 features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
REV. E
–3–
AD630–Typical Performance Characteristics
15
15
10
5
18
15
5k⍀
5k⍀
V
i
R
C
= 2k⍀
= 100pF
C
= 100pF
f = 1kHz
V
O
L
L
L
2k⍀
100pF
10
5
10
5
5k⍀
5k⍀
V
i
5k⍀ 5k⍀
V
V
i
O
V
O
2k⍀
100pF
R
L
f = 1kHz
100pF
CAP IN
C
= 100pF
L
0
0
0
1k
10k
100k
1M
1
100
1k
10k 100k 1M
10
0
5
10
15
SUPPLY VOLTAGE (؎V)
RESISTIVE LOAD (⍀)
FREQUENCY (Hz)
TPC 3. Output Voltage Swing vs.
Supply Voltage
TPC 2. Output Voltage vs. Resistive
Load
TPC 1. Output Voltage vs. Frequency
120
100
60
120
0
UNCOMPENSATED
40
100
80
UNCOMPENSATED
45
90
80
60
40
20
20
0
60
COMPENSATED
–20
–40
COMPENSATED
40
135
180
20
–60
0
0
1
10
100
1k
10k
0
1
2
3
4
5
100k
–5 –4 –3 –2 –1
INPUT VOLTAGE (V)
0
10
100
1k
10k 100k 1M 10M
FREQUENCY (Hz)
FREQUENCY (Hz)
dVO
dt
TPC 4. Common-Mode Rejection
vs. Frequency
TPC 6. Gain and Phase vs. Frequency
TPC 5.
vs. Input Voltage
–4–
REV. E
AD630
20mV
10V
5s
1mV
100
90
100
90
؎10V 20kHz
(V )
i
20mV/DIV
(V )
o
1mV/DIV
(B)
20mV/DIV
10V/DIV
10
10
(V )
(V )
i
0%
0%
o
500ns
20mV
10V
TOP TRACE: V
MIDDLE TRACE: SETTLING
ERROR (B)
BOTTOM TRACE: V
TOP TRACE: V
BOTTOM TRACE: V
o
i
i
o
15
16
5k⍀
10k⍀
10k⍀
2
V
TOP
TRACE
i
14
10k⍀
CH A
15
20
20
19
18
V
O
V
O
13
13
CH A
2
BOTTOM
TRACE
12
12
CH B
10k⍀
10k⍀
(B)
MIDDLE
TRACE
10k⍀
14
HP5082-2811
9
V
i
10
TPC 9. Large Signal Inverting Step Response
TPC 7. Channel-to-Channel Switch-Settling Characteristic
50mV
1mV
100
90
50mV/DIV
(V )
i
1mV/DIV
(A)
10
0%
100mV/DIV
500ns
100mV
(V )
o
TOP TRACE: V
i
MIDDLE TRACE: SETTLING
ERROR (A)
BOTTOM TRACE: V
o
10k⍀
10k⍀
15
20
14
V
O
13
V
CH A
2
i
BOTTOM
TRACE
TOP
12
TRACE
10k⍀
10k⍀
1k⍀
MIDDLE
TRACE
(A)
30pF
TEKTRONIX
7A13
TPC 8. Small Signal Noninverting Step Response
REV. E
–5–
AD630
TWO WAYS TO LOOK AT THE AD630
The two closed-loop gain magnitudes will be equal when RF/RA
= 1 + RF/RB, which will result from making RA equal to RFRB/
(RF + RB) the parallel equivalent resistance of RF and RB.
The functional block diagram of the AD630 (see page 1) shows
the pin connections of the internal functions. An alternative archi-
tectural diagram is shown in Figure 1. In this diagram, the
individual A and B channel preamps, the switch, and the inte-
grator output amplifier are combined in a single op amp. This
amplifier has two differential input channels, only one of which
is active at a time.
The 5 kΩ and the two 10 kΩ resistors on the AD630 chip can
be used to make a gain of 2 as shown below. By paralleling
the 10 kΩ resistors to make RF equal to 5 kΩ and omitting RB,
the circuit can be programmed for a gain of 1 (as shown in
Figure 9a). These and other configurations using the on-chip
resistors present the inverting inputs with a 2.5 kΩ source imped-
ance. The more complete AD630 diagrams show 2.5 kΩ resistors
available at the noninverting inputs which can be conveniently
used to minimize errors resulting from input bias currents.
+V
S
11
15
14
16
1
R
5k⍀
R
B
10k⍀
A
2.5k⍀
R
10k⍀
2
F
R
10k⍀
F
A
B
20
19
18
R
5k⍀
A
13
V
i
R
R
12
7
R
F
B
2.5k⍀
V
= –
V
O
i
10k⍀
17
A
B/A
9
SEL B
SEL A
10
Figure 3. Inverting Gain Configuration
8
–V
S
Figure 1. Architectural Block Diagram
HOW THE AD630 WORKS
V
i
R
F ) V
R
5k⍀
A
V
= (1+
O
i
R
B
The basic mode of operation of the AD630 may be easier to recog-
nize as two fixed gain stages which can be inserted into the signal
path under the control of a sensitive voltage comparator. When
the circuit is switched between inverting and noninverting gain, it
provides the basic modulation/demodulation function. The AD630
is unique in that it includes laser wafer trimmed thin-film feed-
back resistors on the monolithic chip. The configuration shown in
Figure 2 yields a gain of 2 and can be easily changed to 1 by
shifting RB from its ground connection to the output.
R
10k⍀
R
B
10k⍀
F
Figure 4. Noninverting Gain Configuration
CIRCUIT DESCRIPTION
The simplified schematic of the AD630 is shown in Figure 5.
It has been subdivided into three major sections, the comparator,
the two input stages, and the output integrator. The compara-
tor consists of a front end made up of Q52 and Q53, a flip-flop
load formed by Q3 and Q4, and two current steering switching
cells Q28, Q29 and Q30, Q31. This structure is designed so that
a differential input voltage greater than 1.5 mV in magnitude
applied to the comparator inputs will completely select one of
the switching cells. The sign of this input voltage determines
which of the two switching cells is selected.
The comparator selects one of the two input stages to complete
an operational feedback connection around the AD630. The
deselected input is off and has a negligible effect on the operation.
R
A
5k⍀
16
15
V
i
R
10k⍀
F
2
A
B
20
V
O
19
18
13
R
B
CH A+ CH B+
CH A–
20
CH B–
18
10k⍀
19
2
14
11
+V
S
9
Q35
Q33
Q36
Q34
i
i
10
73
55
Q44
SEL A
10
Figure 2. AD630 Symmetric Gain ( 2)
Q53
Q62
Q52
Q65
Q67
Q70
13
V
OUT
When Channel B is selected, the resistors RA and RF are
connected for inverting feedback as shown in the inverting
gain configuration diagram in Figure 3. The amplifier has suffi-
cient loop gain to minimize the loading effect of RB at the
virtual ground produced by the feedback connection. When the
sign of the comparator input is reversed, Input B will be dese-
lected and A will be selected. The new equivalent circuit will be
the noninverting gain configuration shown in Figure 4. In this
case, RA will appear across the op amp input terminals, but since
the amplifier drives this difference voltage to zero, the closed-loop
gain is unaffected.
9
Q74
SEL B
C121
Q30
12
COMP
Q31
C122
Q25
Q28
Q32
Q29
Q24
i
i
22
23
Q4
Q3
8
–V
S
5
3
4
6
DIFF
OFF ADJ
DIFF
OFF ADJ
CM
CM
OFF ADJ OFF ADJ
Figure 5. AD630 Simplified Schematic
–6–
REV. E
AD630
desired signal multiplied by the low frequency gain (which may
be several hundred for large feedback ratios) with the switching
signal and interference superimposed at unity gain.
The collectors of each switching cell connect to an input trans-
conductance stage. The selected cell conveys bias currents i22
and i23 to the input stage it controls, causing it to become active.
The deselected cell blocks the bias to its input stage which, as a
consequence, remains off.
C
C
2k⍀
10k⍀
2k⍀
The structure of the transconductance stages is such that it
presents a high impedance at its input terminals and draws no
bias current when deselected. The deselected input does not
interfere with the operation of the selected input ensuring maxi-
mum channel separation.
100k⍀
V
i
2
A
B
20
13
V
O
19
18
12
11.11k⍀
Another feature of the input structure is that it enhances the
slew rate of the circuit. The current output of the active
stage follows a quasi-hyperbolic-sine relationship to the dif-
ferential input voltage. This means that the greater the input
voltage, the harder this stage will drive the output integrator,
and the faster the output signal will move. This feature
helps ensure rapid, symmetric settling when switching between
inverting and noninverting closed loop configurations.
7
CHANNEL
STATUS
B/A
9
SEL B
SEL A
10
8
–V
S
Figure 6. AD630 with External Feedback
SWITCHED INPUT IMPEDANCE
The noninverting mode of operation is a high input impedance
configuration while the inverting mode is a low input impedance
configuration. This means that the input impedance of the
circuit undergoes an abrupt change as the gain is switched
under control of the comparator. If gain is switched when the
input signal is not zero, as it is in many practical cases, a tran-
sient will be delivered to the circuitry driving the AD630. In
most applications, this will require the AD630 circuit to be
driven by a low impedance source which remains “stiff” at high
frequencies. Generally, this will be a wideband buffer amplifier.
The output section of the AD630 includes a current mirror-
load (Q24 and Q25), an integrator-voltage gain stage (Q32),
and a complementary output buffer (Q44 and Q74). The outputs
of both transconductance stages are connected in parallel to
the current mirror. Since the deselected input stage produces
no output current and presents a high impedance at its out-
puts, there is no conflict. The current mirror translates the
differential output current from the active input transconductance
amplifier into single-ended form for the output integrator. The
complementary output driver then buffers the integrator output
to produce a low impedance output.
FREQUENCY COMPENSATION
The AD630 combines the convenience of internal frequency
compensation with the flexibility of external compensation by
means of an optional self-contained compensation capacitor.
OTHER GAIN CONFIGURATIONS
Many applications require switched gains other than the 1 and
2 which the self-contained applications resistors provide. The
AD630 can be readily programmed with three external resistors
over a wide range of positive and negative gain by selecting and
RB and RF to give the noninverting gain 1 + RF/RB and subsequent
RA to give the desired inverting gain. Note that when the inverting
magnitude equals the noninverting magnitude, the value of RA is
found to be RBRF/(RB + RF). That is, RA should equal the parallel
combination of RB and RF to match positive and negative gain.
In gain of 2 applications, the noise gain that must be addressed
for stability purposes is actually 4. In this circumstance, the
phase margin of the loop will be on the order of 60° without the
optional compensation. This condition provides the maximum
bandwidth and slew rate for closed loop gains of |2| and above.
When the AD630 is used as a multiplexer, or in other configura-
tions where one or both inputs are connected for unity gain
feedback, the phase margin will be reduced to less than 20°.
This may be acceptable in applications where fast slewing is a
first priority, but the transient response will not be optimum.
For these applications, the self-contained compensation capacitor
may be added by connecting Pin 12 to Pin 13. This connection
reduces the closed-loop bandwidth somewhat and improves the
phase margin.
The feedback synthesis of the AD630 may also include reactive
impedance. The gain magnitudes will match at all frequencies if
the A impedance is made to equal the parallel combination of
the B and F impedances. The same considerations apply to the
AD630 as to conventional op amp feedback circuits. Virtually any
function that can be realized with simple noninverting “L net-
work” feedback can be used with the AD630. A common
arrangement is shown in Figure 6. The low frequency gain of
this circuit is 10. The response will have a pole (–3 dB) at a
frequency f Ӎ 1/(2 π 100 kΩC) and a zero (3 dB from the high
frequency asymptote) at about 10 times this frequency. The
2 kΩ resistor in series with each capacitor mitigates the loading
effect on circuitry driving this circuit, eliminates stability problems,
and has a minor effect on the pole-zero locations.
For intermediate conditions, such as gain of 1 where loop
attenuation is 2, use of the compensation should be determined
by whether bandwidth or settling response must be optimized.
The optional compensation should also be used when the AD630
is driving capacitive loads or whenever conservative frequency
compensation is desired.
OFFSET VOLTAGE NULLING
As a result of the reactive feedback, the high frequency com-
ponents of the switched input signal will be transmitted at
unity gain while the low frequency components will be ampli-
fied. This arrangement is useful in demodulators and lock-in
amplifiers. It increases the circuit dynamic range when the
modulation or interference is substantially larger than the
desired signal amplitude. The output signal will contain the
The offset voltages of both input stages and the comparator
have been pretrimmed so that external trimming will only be
required in the most demanding applications. The offset adjust-
ment of the two input channels is accomplished by means of a
differential and common-mode scheme. This facilitates fine
adjustment of system errors in switched gain applications. With
REV. E
–7–
AD630
AD630 when used to modulate a 100 kHz square wave carrier
with a 10 kHz sinusoid. The result is the double sideband sup-
pressed carrier waveform.
the system input tied to 0 V, and a switching or carrier wave-
form applied to the comparator, a low level square wave will
appear at the output. The differential offset adjustment potenti-
ometers can be used to null the amplitude of this square wave
(Pins 3 and 4). The common-mode offset adjustment can be
used to zero the residual dc output voltage (Pins 5 and 6).
These functions should be implemented using 10k trim poten-
tiometers with wipers connected directly to Pin 8 as shown in
Figures 9a and 9b.
These balanced modulator topologies accept two inputs, a signal
(or modulation) input applied to the amplifying channels and a
reference (or carrier) input applied to the comparator.
10k⍀
10k⍀
DIFF
ADJ
CM
ADJ
CHANNEL STATUS OUTPUT
6
4
3
5
2.5k⍀
2.5k⍀
The channel status output, Pin 7, is an open collector output
referenced to –VS that can be used to indicate which of the two
input channels is active. The output will be active (pulled low)
when Channel A is selected. This output can also be used to
supply positive feedback around the comparator. This produces
hysteresis which serves to increase noise immunity. Figure 7
shows an example of how hysteresis may be implemented. Note
that the feedback signal is applied to the inverting (–) terminal
of the comparator to achieve positive feedback. This is because
the open collector channel status output inverts the output sense
of the internal comparator.
MODULATION
INPUT
1
2
AMP A
12
11
13
A
+V
S
20
B
10k⍀
MODULATED
OUTPUT
SIGNAL
17
18
AMP B
14
15
16
7
–V
10k⍀
19
AD630
CARRIER
INPUT
5k⍀
COMP
9
10
8
–V
S
+5V
Figure 9a. AD630 Configured as a Gain-of-One Balanced
Modulator
100k⍀
1M⍀
100k⍀
9
7
10k⍀
10k⍀
DIFF
ADJ
CM
ADJ
10
8
6
4
3
5
–15V
100⍀
2.5k⍀
2.5k⍀
MODULATION
INPUT
1
2
AMP A
12
11
13
A
+V
S
20
Figure 7. Comparator Hysteresis
B
10k⍀
MODULATED
OUTPUT
SIGNAL
17
18
AMP B
The channel status output may be interfaced with TTL inputs
as shown in Figure 8. This circuit provides appropriate level
shifting from the open-collector AD630 channel status output to
TTL inputs.
14
15
16
–V
10k⍀
19
AD630
CARRIER
INPUT
5k⍀
COMP
7
9
10
8
+5V
–V
S
+15V
100k⍀
22k⍀
6.8k⍀
Figure 9b. AD630 Configured as a Gain-of-Two Balanced
Modulator
IN914s
AD630
7
TTL INPUT
2N2222
8
5V
20s
5V
–15V
MODULATION
INPUT
Figure 8. Channel Status—TTL Interface
APPLICATIONS: BALANCED MODULATOR
CARRIER
INPUT
Perhaps the most commonly used configuration of the AD630 is
the balanced modulator. The application resistors provide precise
symmetric gains of 1 and 2. The 1 arrangement is shown in
Figure 9a and the 2 arrangement is shown in Figure 9b. These
cases differ only in the connection of the 10 kΩ feedback resistor
(Pin 14) and the compensation capacitor (Pin 12). Note the use
of the 2.5 kΩ bias current compensation resistors in these
examples. These resistors perform the identical function in the
1 gain case. Figure 10 demonstrates the performance of the
OUTPUT
SIGNAL
10V
Figure 10. Gain-of-Two Balanced Modulator Sample
Waveforms
–8–
REV. E
AD630
E1000
SCHAEVITZ
LVDT
BALANCED DEMODULATOR
AD544
AD630
FOLLOWER
The balanced modulator topology described above will also act as
a balanced demodulator if a double sideband suppressed carrier
waveform is applied to the signal input and the carrier signal is
applied to the reference input. The output under these circumstances
will be the baseband modulation signal. Higher order carrier
components that can be removed with a low-pass filter will
also be present. Other names for this function are synchro-
nous demodulation and phase-sensitive detection.
A
؎2 DEMODULATOR
5k⍀
B
16
1
15
10k⍀
2.5k⍀
10k⍀
2.5kH
Z
A
B
20
19
C
100k⍀
1F
2V p-p
13
D
14
17
SINUSOIDAL
EXCITATION
12
2.5k⍀
9
PHASE
SHIFTER
PRECISION PHASE COMPARATOR
10
The balanced modulator topologies of Figures 9a and 9b can
also be used as precision phase comparators. In this case, an ac
waveform of a particular frequency is applied to the signal input
and a waveform of the same frequency is applied to the refer-
ence input. The dc level of the output (obtained by low-pass
filtering) will be proportional to the signal amplitude and phase
difference between the input signals. If the signal amplitude is
held constant, the output can be used as a direct indication of
the phase. When these input signals are 90° out of phase, they
are said to be in quadrature and the AD630 dc output will be zero.
Figure 11. LVDT Signal Conditioner
AC BRIDGE
Bridge circuits that use dc excitation are often plagued by
errors caused by thermocouple effects, 1/f noise, dc drifts in the
electronics, and line noise pick-up. One way to get around these
problems is to excite the bridge with an ac waveform, amplify the
bridge output with an ac amplifier, and synchronously demodulate
the resulting signal. The ac phase and amplitude information
from the bridge is recovered as a dc signal at the output of the
synchronous demodulator. The low frequency system noise,
dc drifts, and demodulator noise all get mixed to the carrier
frequency and can be removed by means of a low-pass filter.
Dynamic response of the bridge must be traded off against the
amount of attenuation required to adequately suppress these
residual carrier components in the selection of the filter.
PRECISION RECTIFIER ABSOLUTE VALUE
If the input signal is used as its own reference in the balanced
modulator topologies, the AD630 will act as a precision recti-
fier. The high frequency performance will be superior to that
which can be achieved with diode feedback and op amps. There
are no diode drops that the op amp must “leap over” with the
commutating amplifier.
Figure 12 is an example of an ac bridge system with the AD630
used as a synchronous demodulator. The bridge is excited by a
1 V 400 Hz excitation. Trace A in Figure 13 is the amplified
bridge signal. Trace B is the output of the synchronous demodu-
lator and Trace C is the filtered dc system output.
LVDT SIGNAL CONDITIONER
Many transducers function by modulating an ac carrier. A linear
variable differential transformer (LVDT) is a transducer of
this type. The amplitude of the output signal corresponds to
core displacement. Figure 11 shows an accurate synchronous
demodulation system which can be used to produce a dc voltage
that corresponds to the LVDT core position. The inherent
precision and temperature stability of the AD630 reduce
demodulator drift to a second-order effect.
+15V
1V
400Hz
350⍀
350⍀
350⍀
350⍀
+IN
–IN
9
11
+V
SEL B
A
S
16
R
AD8221
49.9⍀
A
AD630AR
B
C
4.99k⍀ 4.99k⍀
2F 2F
4.99k⍀
2F
REF
17 R
B
V
13
IN
OUT
19 CH B–
COMP 12
SEL A –V
20
15
CH A–
R
A
R
S B
R
IN
1
F
10
8
14
–15V
Figure 12. AC Bridge System
REV. E
–9–
AD630
[
T
]
5V
5s
5V
500s/DIV
B. 200mV/DIV
100
90
MODULATED SIGNAL (A)
(UNATTENUATED)
ATTENUATED SIGNAL
PLUS NOISE (B)
T
3
10
0%
OUTPUT
5mV
C. 200mV/DIV
A. 200mV/DIV
Figure 15. Lock-In Amplifier Waveforms
The test signal is produced by modulating a 400 Hz carrier with
a 0.1 Hz sine wave. The signals produced, for example, by
chopped radiation (i.e., IR, optical) detectors may have similar
low frequency components. A sinusoidal modulation is used for
clarity of illustration. This signal is produced by a circuit similar
to Figure 9b and is shown in the upper trace of Figure 15. It is
attenuated 100,000 times normalized to the output, B, of the
summing amplifier. A noise signal that might represent, for
example, background and detector noise in the chopped radia-
tion case, is added to the modulated signal by the summing
amplifier. This signal is simply band limited clipped white noise.
Figure 15 shows the sum of attenuated signal plus noise in the
center trace. This combined signal is demodulated synchro-
nously using phase information derived from the modulator,
and the result is low-pass filtered using a 2-pole simple filter
which also provides a gain of 100 to the output. This recovered
signal is the lower trace of Figure 15.
Figure 13. AC Bridge Waveforms (1V Excitation)
LOCK-IN AMPLIFIER APPLICATIONS
Lock-in amplification is a technique used to separate a small,
narrow-band signal from interfering noise. The lock-in amplifier
acts as a detector and narrow-band filter combined. Very small
signals can be detected in the presence of large amounts of
uncorrelated noise when the frequency and phase of the desired
signal are known.
The lock-in amplifier is basically a synchronous demodulator
followed by a low-pass filter. An important measure of performance
in a lock-in amplifier is the dynamic range of its demodulator.
The schematic diagram of a demonstration circuit which exhibits
the dynamic range of an AD630 as it might be used in a lock-in
amplifier is shown in Figure 14. Figure 15 is an oscilloscope
photo demonstrating the large dynamic range of the AD630.
The photo shows the recovery of a signal modulated at 400 Hz
from a noise signal approximately 100,000 times larger.
The combined modulated signal and interfering noise used for
this illustration is similar to the signals often requiring a lock-in
amplifier for detection. The precision input performance of the
AD630 provides more than 100 dB of signal range and its
dynamic response permits it to be used with carrier frequencies
more than two orders of magnitude higher than in this example.
A more sophisticated low-pass output filter will aid in rejecting
wider bandwidth interference.
CLIPPED
C
BAND-LIMITED
WHITE NOISE
AD630
B
5k⍀
16
1
100R
15
10k⍀
AD542
2.5k⍀
AD542
A
B
20
19
13
R
2.5k⍀
17
100R
C
100dB
ATTENUATION
14 10k⍀
OUTPUT
A
10
9
LOW-PASS
FILTER
0.1Hz
MODULATED
400Hz
CARRIER
PHASE
CARRIER
REFERENCE
Figure 14. Lock-In Amplifier
–10–
REV. E
AD630
OUTLINE DIMENSIONS
20-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]
(D-20)
Dimensions shown in inches and (millimeters)
0.005 (0.13) MIN
20
0.080 (2.03) MAX
11
0.300 (7.62)
0.280 (7.11)
PIN 1
1
10
0.320 (8.13)
0.300 (7.62)
1.060 (28.92)
0.990 (25.15)
0.060 (1.52)
0.015 (0.38)
0.200 (5.08)
MAX
0.150
(3.81)
MIN
0.200 (5.08)
0.125 (3.18)
0.015 (0.38)
0.008 (0.20)
SEATING
PLANE
0.023 (0.58) 0.100 0.070 (1.78)
(2.54)
BSC
0.014 (0.36)
0.030 (0.76)
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
20-Lead Plastic Dual In-Line Package [PDIP]
(N-20)
Dimensions shown in inches and (millimeters)
0.985 (25.02)
0.965 (24.51)
0.295 (7.49)
0.945 (24.00)
0.285 (7.24)
0.275 (6.99)
20
1
11
10
0.325 (8.26)
0.310 (7.87)
0.300 (7.62)
0.150 (3.81)
0.135 (3.43)
0.120 (3.05)
0.180 (4.57)
MAX
0.015 (0.38) MIN
0.150 (3.81)
0.130 (3.30)
0.110 (2.79)
0.015 (0.38)
0.010 (0.25)
0.008 (0.20)
SEATING
PLANE
0.100
(2.54)
BSC
0.060 (1.52)
0.050 (1.27)
0.045 (1.14)
0.022 (0.56)
0.018 (0.46)
0.014 (0.36)
COMPLIANT TO JEDEC STANDARDS MO-095-AE
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
20-Terminal Ceramic Leadless Chip Carrier [LCC]
(E-20A)
Dimensions shown in inches and (millimeters)
0.200 (5.08)
0.075 (1.91)
REF
REF
0.100 (2.54)
0.064 (1.63)
0.100 (2.54) REF
0.095 (2.41)
0.075 (1.90)
0.015 (0.38)
MIN
3
19
18
20
4
0.028 (0.71)
0.022 (0.56)
1
0.358
0.358 (9.09)
0.342 (8.69)
SQ
0.011 (0.28)
0.007 (0.18)
R TYP
(9.09)
MAX
SQ
BOTTOM
VIEW
0.050 (1.27)
BSC
8
14
13
0.075 (1.91)
REF
9
45 TYP
0.088 (2.24)
0.054 (1.37)
0.055 (1.40)
0.045 (1.14)
0.150 (3.81)
BSC
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
REV. E
–11–
AD630
20-Lead Standard Small Outline Package [SOIC]
Wide Body
(R-20)
Dimensions shown in millimeters and (inches)
13.00 (0.5118)
12.60 (0.4961)
20
1
11
10
7.60 (0.2992)
7.40 (0.2913)
10.65 (0.4193)
10.00 (0.3937)
2.65 (0.1043)
2.35 (0.0925)
0.75 (0.0295)
0.25 (0.0098)
؋
45؇ 0.30 (0.0118)
0.10 (0.0039)
8؇
0؇
0.51 (0.0201)
0.31 (0.0122)
1.27
(0.0500)
BSC
SEATING
PLANE
1.27 (0.0500)
0.40 (0.0157)
0.33 (0.0130)
0.20 (0.0079)
COPLANARITY
0.10
COMPLIANT TO JEDEC STANDARDS MS-013AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
Revision History
Location
Page
6/04—Data Sheet changed from REV. D to REV. E.
Changes to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Replaced Figure 12 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Changes to AC BRIDGE section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Replaced Figure 13 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Changes to LOCK-IN AMPLIFIER APPLICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Updated OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
6/01—Data Sheet changed from REV. C to REV. D.
Changes to SPECIFICATION TABLE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Changes to THERMAL CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Changes to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Changes to PIN CONFIGURATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Changes to OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
–12–
REV. E
相关型号：
©2020 ICPDF网 联系我们和版权申明