MT88E43BSR1 [ZARLINK]
Extended Voltage Calling Number Identification Circuit 2; 扩展电压主叫号码识别电路2
| 型号： | MT88E43BSR1 |
| 厂家： | 
ZARLINK SEMICONDUCTOR INC |
| 描述： | Extended Voltage Calling Number Identification Circuit 2 |
| 文件： | 总29页 (文件大小：560K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CMOS MT88E43B
Extended Voltage Calling Number
Identification Circuit 2
Data Sheet
April 2006
Features
•
Compatible with:
Ordering Information
•
•
British Telecom (BT) SIN227 & SIN242
MT88E43BE
MT88E43BS
24 Pin PDIP
24 Pin SOIC
Tubes
U.K.’s Cable Communications Association
Tubes
(CCA) specification TW/P&E/312
MT88E43BSR 24 Pin SOIC
Tape & Reel
MT88E43BS1 24 Pin SOIC* Tubes
•
Bellcore GR-30-CORE (formerly known as
TR-NWT-000030) & SR-TSV-002476
MT88E43BSR1 24 Pin SOIC* Tape & Reel
*Pb Free Matte Tin
•
Bellcore "CPE Alerting Signal (CAS)" and BT
-40°C to +85°C
"Idle State Tone Alert Signal" detection
•
Feature phones, including Analog Display
•
•
Ring and line reversal detection
Services Interface (ADSI) phones
1200 baud Bell 202 and CCITT V.23 Frequency
•
•
•
Phone set adjunct boxes
Shift Keying (FSK) demodulation
FAX and answering machines
•
•
3 or 5 V ±10% supply voltage
Database query and Computer Telephony
High input sensitivity (-40 dBV Tone and FSK
Integration (CTI) systems
Detection)
•
Selectable 3-wire data interface (microcontroller
or MT88E43 controlled)
Description
The MT88E43 Calling Number Identification Circuit 2
(ECNIC2) is a low power CMOS integrated circuit
intended for receiving physical layer signals
transmitted according to BT (British Telecom) SIN227
& SIN242, the U.K.’s CCA (Cable Communications
Association) TW/P&E/312 and Bellcore GR-30-CORE
& SR-TSV-002476 specifications. The MT88E43 is
suitable for applications using a fixed voltage power
source between 3 and 5 V ±10%.
•
•
•
•
Low power CMOS with powerdown mode
Input gain adjustable amplifier
Carrier detect status output
Uses 3.58 MHz crystal
Applications
•
BT Calling Line Identity Presentation (CLIP), CCA
CLIP, and Bellcore Calling Identity Delivery (CID)
systems
MODE
FSKen
IN+
DCLK
DATA
DR
+
FSK
Anti-alias
Data Timing
Recovery
FSK Bandpass
Filter
-
Demodulator
IN-
Filter
GS
To internal
cct.
CD
Carrier
Bias
Detector
VRef
Generator
Interrupt
INT
Generator
CAP
PWDN
Alert Signal High
Tone Filter
StD
Guard
Time
Tone
St/GT
Detection
Algorithm
To internal cct.
Alert Signal Low
Tone Filter
ESt
Oscillator
VDD
VSS
OSCin OSCout TRIGin
TRIGRC
TRIGout
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 1997-2006, Zarlink Semiconductor Inc. All Rights Reserved.
MT88E43B
Data Sheet
24
23
22
21
20
19
18
17
16
15
14
13
1
2
IN+
IN-
VDD
St/GT
ESt
GS
3
4
5
StD
VRef
CAP
INT
TRIGin
6
7
CD
TRIGRC
DR
8
DATA
DCLK
FSKen
PWDN
IC
TRIGout
MODE
OSCin
OSCout
VSS
9
10
11
12
Figure 2 - Pin Connections
Pin Description
Pin # Name
Description
1
2
3
IN+
IN-
GS
Non-inverting Input of the internal opamp.
Inverting Input of the internal opamp.
Gain Select (Output) of internal opamp. The opamp’s gain should be set according to the
nominal Vdd of the application using the information in Figure 10.
4
5
6
7
VRef
Reference Voltage (Output). Nominally VDD/2. It is used to bias the input opamp.
CAP Capacitor. A 0.1 µF decoupling capacitor should be connected across this pin and VSS.
TRIGin Trigger Input. Schmitt trigger buffer input. Used for line reversal and ring detection.
TRIGRC Trigger RC (Open Drain Output/Schmitt Input). Used to set the (RC) time interval from
TRIGin going low to TRIGout going high. An external resistor connected to VDD and capacitor
connected to VSS determine the duration of the (RC) time interval.
8
9
TRIGout Trigger Out (CMOS Output). Schmitt trigger buffer output. Used to indicate detection of line
reversal and/or ringing.
MODE 3-wire interface: Mode Select (CMOS Input). When low, selects interface mode 0. When high,
selects interface mode 1. See pin 16 (DCLK) description to understand how MODE affects the
DCLK pin.
10
11
OSCin Oscillator Input. A 3.579545 MHz crystal should be connected between this pin and OSCout. It
may also be driven directly from an external clock source.
OSCout Oscillator Output. A 3.579545 MHz crystal should be connected between this pin and OSCin.
When OSCin is driven by an external clock, this pin should be left open.
12
13
14
VSS
IC
Power Supply Ground.
Internal Connection. Must be connected to VSS for normal operation.
PWDN Power Down (Schmitt Input). Active high. When high, the device consumes minimal power by
disabling all functionality except TRIGin, TRIGRC and TRIGout. Must be pulled low for device
operation.
15
16
FSKen FSK Enable (CMOS Input). Must be high for FSK demodulation. This pin should be set low to
prevent the FSK demodulator from reacting to extraneous signals (such as speech, alert signal
and DTMF which are all in the same frequency band as FSK).
DCLK 3-wire Interface: Data Clock (CMOS Input/Output). In mode 0 (MODE pin low), this pin is an
output. In mode 1 (MODE pin high), this pin is an input.
2
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Pin Description
Pin # Name
Description
17
DATA 3-wire Interface: Data (CMOS Output). In mode 0 data appears at the pin once demodulated.
In mode 1 data is shifted out on the rising edge of the microcontroller supplied DCLK.
18
DR
3-wire Interface: Data Ready (CMOS Output). Active low. In mode 0 this output goes low after
the last DCLK pulse of each data word. This identifies the 8-bit word boundary on the serial
output stream. Typically, DR is used to latch 8-bit words from a serial-to-parallel converter into a
microcontroller. In mode 1 this pin will signal the availability of data.
19
20
21
22
CD
INT
StD
ESt
Carrier Detect (CMOS Output). Active low. A logic low indicates the presence of in-band signal
at the output of the FSK bandpass filter.
Interrupt (Open Drain Output). Active low. It is active when TRIGout or DR is low, or StD is
high. This output stays low until all three signals have become inactive.
Dual Tone Alert Signal Delayed Steering Output (CMOS Output). When high, it indicates
that a guard time qualified alert signal has been detected.
Dual Tone Alert Signal Early Steering Output (CMOS Output). Alert signal detection output.
Used in conjunction with St/GT and external circuitry to implement the detect and non-detect
guard times.
23
St/GT Dual Tone Alert Signal Steering Input/Guard Time (Analog Input/CMOS Output). A voltage
greater than VTGt (see Figure 4) at the St/GT pin causes the device to indicate that a dual tone
has been detected by asserting StD high. A voltage less than VTGt frees the device to accept a
new dual tone.
24
VDD
Positive Power Supply.
The MT88E43 provides all the features and functions offered by Zarlink’s MT8841 (CNIC), including 1200 baud Bell
202 and CCITT V.23 FSK demodulation. The 3-wire serial data interface provided by CNIC has been enhanced to
operate in two modes. In the CNIC compatible mode data transfer is initiated by the device. A second mode allows
a microcontroller to extract 8-bit data words from the device. Furthermore, the MT88E43 offers Idle State Tone Alert
Signal and line reversal detection capability for BT’s CLIP, ring burst detection for the U.K.’s CCA’s CLIP, and ring
and CAS detection for Bellcore’s CID.
Functional Overview
The MT88E43, Extended Voltage Calling Number Identification Circuit 2 (ECNIC2) is a device compatible with BT,
the U.K.’s CCA and Bellcore specifications. As shown in Figure 1, the MT88E43 provides an FSK demodulator as
well as a 3-wire serial interface similar to that of it’s predecessor, the MT8841 (CNIC). The 3-wire interface has
been enhanced to provide two modes of operation - a mode whereby data transfer is initiated by the device and a
mode whereby data transfer is initiated by an external microcontroller.
In addition to supporting all the features and functions of the MT8841, the MT88E43 also provides line reversal
detection, ring detection and dual tone alert signal/CAS detection. These new functions eliminate some external
circuitry previously required with the MT8841.
The MT88E43 is compatible with the caller identity specifications of BT, the U.K.’s CCA, and Bellcore.
BT specifications SIN227 and SIN242 describe the signalling mechanism between the network and the Terminal
Equipment (TE) for the Caller Display Service (CDS). CDS provides Calling Line Identity Presentation (CLIP),
which delivers to an on hook (idle state) TE the identity of an incoming caller before the first ring.
An incoming CDS call is indicated by a polarity reversal on the A and B wires (see Figure 3), followed by an Idle
State Tone Alert Signal. Caller ID FSK information is then transmitted in CCITT V.23 format. MT88E43 can detect
the line reversal, tone alert signal, and demodulate the incoming CCITT V.23 FSK signals.
3
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
The U.K.’s CCA specification TW/P&E/312 proposes an alternate CDS TE interface. According to TW/P&E/312,
data is transmitted after a single burst of ringing rather than before the first ringing cycle (as specified in the BT
standards). The Idle State Tone Alert Signal is not required as it is replaced by a single ring burst. MT88E43 has the
capability to detect the ring burst. It can also demodulate either Bell-202 or CCITT V.23 FSK data following the ring
burst. The U.K.’s CCA specifies that data can be transmitted in either format.
Bellcore specification GR-30-CORE is the generic requirement for transmitting asynchronous voiceband data to
Customer Premises Equipment (CPE). Another Bellcore specification SR-TSV-002476 describes the same
requirements from the CPE’s perspective. The data transmission technique specified in both documents is
applicable in a variety of services like Calling Number Delivery (CND), Calling Name Delivery (CNAM) and Calling
Identity Delivery on Call Waiting (CIDCW) - services promoted by Bellcore.
In CND/CNAM service, information about a calling party is embedded in the silent interval between the first and
second ring burst. The MT88E43 detects the first ring burst and can then be setup to receive and demodulate the
incoming Bell-202 FSK data. The device will output the demodulated data onto a 3-wire serial interface.
In CIDCW service, information about an incoming caller is sent to the subscriber, while he/she is engaged in
another call. A CPE Alerting Signal (CAS) indicates the arrival of CIDCW information. The MT88E43 can detect the
alert signal and then be setup to demodulate incoming FSK data containing CIDCW information.
Functional Description
Detection of CLIP/CID Call Arrival Indicators
The circuit in Figure 3 illustrates the relationship between the TRIGin, TRIGRC and TRIGout signals. Typically, the
three pin combination is used to detect an event indicated by an increase of the TRIGin voltage from VSS to above
the Schmitt trigger high going threshold VT+ (see DC electrical characteristics).
Figure 3 shows a circuit to detect any one of three CLIP/CID call arrival indicators: line reversal, ring burst and
ringing.
VDD
C1=100nF
MT88E43
V3
V1
Tip/A
R1=499K
R2=499K
max VT+ = 0.68 VDD
min V = 0.48 VDD
T+
R3=200K
TRIGin
C2=100nF
V2
Ring/B
V4
is:
To determine values for C3 and R5:
R5C3=-t / ln(1-VTRIGRC/VDD
)
Notes:
The application circuit must ensure that,
TRIGin>max V
TRIGRC
V
T+
where max V =3.74V @V =5.5V.
T+ DD
Tolerance to noise between A/B and V
SS
max Vnoise = (min VT+)/0.30+0.7 =5.6Vrms @4.5V V
DD
where min VT+ = 2.16V @V =4.5V.
DD
Suggested R C component values:
5
3
R5 from 10KΩ to 500KΩ
C3 from 47nF to 0.68µF
TRIGout
To Microcontroller
An example is C3=220nF, R5=150KΩ; TRIGout low
from 21.6ms to 37.6ms after TRIGin Signal stops
triggering the circuit.
Figure 3 - Circuit to Detect Line Reversal, Ring Burst and Ringing
4
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
1. Line Reversal Detection
Line reversal, or polarity reversal on the A and B wires indicates the arrival of an incoming CDS call, as specified in
SIN227. When the event (line reversal) occurs, TRIGin rises past the high going Schmitt threshold VT+ and
TRIGout, which is normally high, is pulled low. When the event is over, TRIGin falls back to below the low going
Schmitt threshold VT- and TRIGout returns high. The components R5 and C3 (see Figure 3) at TRIGRC ensure a
minimum TRIGout low interval.
In a TE designed for CLIP, the TRIGout high to low transition may be used to interrupt or wake-up the
microcontroller. The controller can thus be put into power-down mode to conserve power in a battery operated TE.
2. Ring Burst Detection
CCA does not support the dual tone alert signal (refer to Dual Tone Alert Signal Detection section). Instead, CCA
requires that the TE be able to detect a single burst of ringing (duration 200-450 ms) that precedes CLIP FSK data.
The ring burst may vary from 30 to 75 Vrms and is approximately 25 Hz.
Again in a TE designed for CCA CLIP, the TRIGout high to low transition may be used to interrupt or wake-up the
microcontroller. The controller can thus be put into power-down mode to conserve power in a battery operated TE.
3. Ring Detection
In Bellcore’s CND/CNAM scheme, the CID FSK data is transmitted between the first and second ringing cycles.
The circuit in Figure 3 will generate a ring envelope signal (active low) at TRIGout for a ring voltage of at least
40 Vrms. R5 and C3 filter the ring signal to provide an envelope output.
The diode bridge shown in Figure 3 works for both single ended and balanced ringing. A fraction of the ring voltage
is applied to the TRIGin input. When the voltage at TRIGin is above the Schmitt trigger high going threshold VT+,
TRIGRC is pulled low as C3 discharges. TRIGout stays low as long as the C3 voltage stays below the minimum
VT+
.
In a CPE designed for CND/CNAM, the TRIGout high to low transition may be used to interrupt or wake-up the
microcontroller. The controller can thus be put into power-down mode to conserve power.
If precise ring duration determination is critical, capacitor C3 in Figure 3 may be removed. The microcontroller will
now be able to time the ring duration directly. The result will be that TRIGout will be low only as long as the ringing
signal is present. Previously the RC time constant would cause only one interrupt.
Dual Tone Alert Signal Detection
The BT on hook (idle state) caller ID scheme uses a dual tone alert signal whose characteristics are shown in Table
1.
Bellcore specifies a similar dual tone alert signal called CPE Alerting Signal (CAS) for use in off-hook data
transmission (see Table 1). Bellcore states that the CPE should be able to detect the CAS in the presence of near
end speech. The CAS detector should also be immune to imitation from near and far end speech.
In the MT88E43 the dual tone alert signal is separated into a high and a low tone by two bandpass filters. A
detection algorithm examines the two filter outputs to determine the presence of a dual tone alert signal. The ESt
pin goes high when both tones are present. Note that ESt is only a preliminary indication. The indication must be
sustained over the tone present guard time to be considered valid. Tone present and tone absent guard times can
be implemented with external RC components. The tone present guard time rejects signals of insufficient duration.
The tone absent guard time masks momentary detection dropout once the present guard time has been satisfied.
StD is the guard time qualified detector output.
5
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Item
BT
Bellcore
Low tone
frequency
2130Hz ±1.1%
2130Hz ±0.5%
High tone
frequency
2750Hz ± 1.1%
2750Hz ± 0.5%
Received
-2dBV to -40dBV
-14dBmb to
signal level
per tone on-hook1 - 32dBm per tone
(0.22dBm2 to
-37.78dBm)
off-hook
Signal reject
level
-46dBV
-45dBm
(-43.78dBm)
Signal level
differential
(twist)
up to 7dB
up to 6dB
Unwanted
signals
<= -20dB
<= -7dBm ASL3
near end speech
(300-3400Hz)
Duration
88ms to 110ms4
75ms to 85ms
Yes
Speech
present
No
Table 1 - Dual Tone Alert Signal Characteristics
1. In the future BT may specify the off-hook signal level as
-15 dBm to -34 dBm per tone for BT CIDCW.
2. The signal power is expressed in dBm referenced to 600 ohm
at the CPE A/B (tip/ring) interface.
3. ASL = active speech level expressed in dBm referenced to
600 ohm at the CPE tip/ring interface. The level is measured
according to method B of Recommendation P.56 "Objective
Measurement of Active Speech Level" published in the CCITT
Blue Book, volume V "Telephone Transmission Quality" 1989.
EPL (Equivalent Peak Level) = ASL+11.7 dB
4. SIN227 suggests that the recognition time should be not less
than 20 ms if both tones are detected.
Dual Tone Detection Guard Time
When the dual tone alert signal is detected by the MT88E43, ESt goes high. When the alerting signal ceases to be
detected, ESt goes low.
The ESt pin signals raw detection of CAS/Alerting Tones. Since both Bellcore and BT applications require a
minimum duration for valid signals, ESt detection must be guard time qualified. The StD pin provides guard time
qualified CAS/Alerting Tone detection. When the MT88E43 is used in a caller identity system, StD indicates correct
CAS/Alerting Tone detection.
Figure 4 shows the relationship between the St/GT, ESt and StD pins. It also shows the operation of a guard time
circuit.
The total recognition time is tREC = tGP + tDP, where tGP is the tone present guard time and tDP is the tone present
detect time (refer to timing between ESt, St/GT and StD in Figures 17 and 20).
The total tone absent time is tABS = tGA + tDA, where tGA is the tone absent guard time and tDA is the tone absent
detect time (refer to timing between ESt, St/GT and StD in Figures 17 and 20).
6
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Bellcore states that it is desirable to be able to turn off CAS detection for an off-hook capable CPE. The disable
switch allows the subscriber who disconnects a service that relies on CAS detection (e.g., CIDCW) but retains the
CPE, to turn off the detector and not be bothered by false detection.
When SW1 in Figure 4 is in the B position the guard time circuit is disabled. The detector will still process
CAS/Alerting tones but the MT88E43 will not signal their presence by ensuring StD is low.
BT specifies that the idle state tone alert signal recognition time should not be less than 20 ms when both tones are
used for detection. That is, both tones must be detected together for at least 20 ms before the signal can be
declared valid. This requirement can be met by setting the tGP (refer to Figure 5) to at least 20 ms.
BT also specifies that the TE is required to apply a D.C. wetting pulse and an AC load 15-25 ms after the end of the
alerting signal. If tABS=tDA+tGA is 15 to 25 ms, the D.C. current wetting pulse and the A.C. load can both be applied
at the falling edge of StD. The maximum tDA is 8ms so tGA should be 15-17 ms. Therefore, tGP must be greater than
t
GA. Figure 5(a) shows a possible implementation. The values in Figures 9 and 11 (R2=R3=422K, C=0.1µF) will
meet the BT timing requirements.
MT88E43
V
DD
Tones detected
Q1
P
N
From
detector
C
R
St/GT
+
-
VTGt
Comparator
Q2
SW1
B
A
= V
SS
ESt
StD
V
SS
Figure 4 - Guard Time Circuit Operation
7
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
MT88E43
VDD
C
VD=diode forward voltage
St/GT
ESt
R1
R2
(a) tGP > tGA
tGP = R1C ln [VDD/(VDD-VTGt)]
tGA = RPC ln [(VDD-VD(RP/R2))/(VTGt-VD(RP/R2))]
RP = R1R2/(R1+R2)
MT88E43
VDD
C
VD=diode forward voltage
St/GT
R1
R2
ESt
(b) tGP < tGA
tGP = RPC ln [VDD-VD(RP/R2))/(VDD-VTGt-VD(RP/R2))]
tGA = R1C ln (VDD/VTGt
)
RP = R1R2/(R1+R2)
Figure 5 - Guard Time Circuits with Unequal Times
Input Configuration
The MT88E43 provides an input arrangement comprised of an operational amplifier and a bias source (VRef); which
is used to bias the opamp inputs at VDD/2. The feedback resistor at the opamp output (GS) can be used to adjust
the gain. In a single-ended configuration, the opamp is connected as shown in Figure 6. For a differential input
configuration, Figure 7 shows the necessary connections.
IN+
IN-
R
C
IN
GS
R
F
VRef
Voltage Gain
(A ) = R / R
IN
V
F
Figure 6 - Single-Ended Input Configuration
8
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
R1
R4
IN+
IN-
C1
C2
R5
GS
R2
R3
VRef
Differential Input Amplifier
C1 = C2
R1 = R4 (For unity gain R5= R4)
R3 = (R2R5) / (R2 + R5)
Voltage Gain
(A diff) = R5/R1 (see Figure 9,10,11)
V
Input Impedance
R12 + (1/ωC)2
(Z diff) = 2
IN
Figure 7 - Differential Input Configuration
FSK Demodulation
The MT88E43 first bandpass filters and then demodulates the incoming FSK signal. The carrier detector provides
an indication of the presence of signal at the bandpass filter output. The MT88E43’s dual mode 3-wire interface
allows convenient extraction of the 8-bit data words in the demodulated FSK bit stream.
Note that signals such as dual tone alert signal, speech and DTMF tones lie in the same frequency band as FSK.
They will, therefore, be demodulated and as a result, false data will be generated. To avoid demodulation of false
data, an FSKen pin is provided so that the FSK demodulator may be disabled when FSK signal is not expected.
There are two events that if either is true, should be used to disable FSKen. The events are CD returning high or
receiving all the data indicated by the message length word.
Item
BT
Bellcore
Mark
1300Hz
1200Hz
frequency
(logic 1)
±1.5%
±1%
Space
2100Hz
2200Hz
frequency
(logic 0)
±1.5%
±1%
Received
signal level -
mark
-8dBV to
-40dBV
-12dBm1 to
-32dBm
(-5.78dBm to
-37.78dBm)
Received
signal level -
space
-8dBV to
-40dBV
-12dBm to
-36dBm
Table 2 - FSK Characteristics
9
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Item
BT
Bellcore
Signal level
differential
(twist)
up to 6dB
up to 10dB2
Unwanted
signals
<= -20dB
<= -25dB
(0-4kHz)3
(300-3400Hz)
Transmission
rate
1200baud
1200baud
±± 1%
±± 1%
Word format
1 start bit (logic
0), 8 bit word
(LSB first), 1 to
10 stop bits
(logic 1)
1 start bit (logic
0), 8 bit word
(LSBfirst),
1 stop bit
(logic 1)4
Table 2 - FSK Characteristics
1. The signal power is expressed in dBm referenced to 600
ohm at the CPE tip/ring (A/B) interface.
2. SR-3004,Issue 2, January 1995.
3. The frequency range is specified in GR-30-CORE.
4. Up to 20 marks may be inserted in specific places in a single
or multiple data message.
The FSK characteristics described in Table 2 are listed in BT and Bellcore specifications. The BT signal frequencies
correspond to CCITT V.23. The Bellcore frequencies correspond to Bell 202. The U.K.’s CCA requires that the TE
be able to receive both CCITT V.23 and Bell 202, as specified in the BT and Bellcore specifications. The MT88E43
is compatible with both formats without any adjustment.
•
3-wire User Interface
The MT88E43 provides a powerful dual mode 3-wire interface so that the 8-bit data words in the demodulated FSK
bit stream can be extracted without the need either for an external UART or for the TE/CPE’s microcontroller to
perform the UART function in software. The interface is specifically designed for the 1200 baud rate and is
comprised of the DATA, DCLK (data clock) and DR (data ready) pins. Two modes (modes 0 and 1) are selectable
via control of the device’s MODE pin: in mode 0, data transfer is initiated by the MT88E43; in mode 1, data transfer
is
initiated
by
the
external
microcontroller.
Mode 0
This mode is selected when the MODE pin is low. It is the MT8841 compatible mode where data transfer is initiated
by the device.
In this mode, the MT88E43 receives the FSK signal, demodulates it, and outputs the data directly to the DATA pin
(refer to Figure 14). For each received stop and start bit sequence, the MT88E43 outputs a fixed frequency clock
string of 8 pulses at the DCLK pin. Each clock rising edge occurs in the centre of each DATA bit cell. DCLK is not
generated for the stop and start bits. Consequently, DCLK will clock only valid data into a peripheral device such as
a serial to parallel shift register or a micro-controller. The MT88E43 also outputs an end of word pulse (data ready)
on the DR pin. The data ready signal indicates the reception of every 10-bit word (including start and stop bits) sent
from the network to the TE/CPE. This DR signal can be used to interrupt a micro-controller. DR can also cause a
serial to parallel converter to parallel load its data into a microcontroller. The mode 0 data pin can also be connected
to a personal computer’s serial communication port after converting from CMOS to RS-232 voltage levels.
Mode 1
This mode is selected when the MODE pin is high. In this mode, the microcontroller supplies read pulses (DCLK) to
shift the 8-bit data words out of the MT88E43, onto the DATA pin. The MT88E43 asserts DR to denote the word
boundary and indicate to the microprocessor that a new word has become available (refer to Figure 16).
10
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Internal to the MT88E43, the demodulated data bits are sampled and stored. After the 8th bit, the word is parallel
loaded into an 8 bit shift register and DR goes low. The shift register’s contents are shifted out to the DATA pin on
the supplied DCLK’s rising edge in the order they were received.
If DCLK begins while DR is low, DR will return to high upon the first DCLK. This feature allows the associated
interrupt (see section on "Interrupt") to be cleared by the first read pulse. Otherwise DR is low for half a nominal bit
time (1/2400 sec).
After the last bit has been read, additional DCLKs are ignored.
•
Carrier Detect
The carrier detector provides an indication of the presence of a signal in the FSK frequency band. It detects the
presence of a signal of sufficient amplitude at the output of the FSK bandpass filter. The signal is qualified by a
digital algorithm before the CD output is set low to indicate carrier detection. An 8ms hysteresis is provided to allow
for momentary signal drop out once CD has been activated. CD is released when there is no activity at the FSK
bandpass filter output for 8 ms.
When CD is inactive (high), the raw output of the demodulator is ignored by the data timing recovery circuit (refer to
Figure 1). In mode 0, the DATA pin is forced high. No DCLK or DR signal is generated. In mode 1, the internal shift
register is not updated. No DR is generated. If DCLK is clocked (in mode 1), DATA is undefined.
Note that signals such as dual tone alert signal, speech and DTMF tones also lie in the FSK frequency band and
the carrier detector may be activated by these signals. The signals will be demodulated and presented as data. To
avoid false data detection, the FSKen pin should be used to disable the FSK demodulator when no FSK signal is
expected.
Ringing, on the other hand, does not pose a problem as it is ignored by the carrier detector.
Interrupt
To facilitate interfacing with microcontrollers running interrupt driven firmwear, an open drain interrupt output INT is
provided. INT is asserted when TRIGout is low, StD is high, or DR is low. When INT is asserted, these signals
should be read (through an input port of the microcontroller) to determine the cause of the interrupt (TRIGout, StD
or DR) so that the appropriate response can be made.
When system power is first applied, TRIGout will be low because capacitor C3 at TRIGRC (see Figure 3) has no
initial charge. This will result in an interrupt upon power up. Also when system power is first applied and the PWDN
pin is low, an interrupt will occur due to StD. Since there is no charge across the capacitor at the St/GT pin in Figure
4, StD will be high triggering an interrupt. The interrupts will not clear until both capacitors are charged. The
microcontroller should ignore interrupt from these sources on initial power up until there is sufficient time to charge
the capacitors.
It is possible to clear StD and its interrupt by asserting PWDN immediately after system power up. When PWDN is
high, StD is low. PWDN will also force both ESt and the comparator output low, Q2 will turn on so that the capacitor
at the St/GT pin charges up quickly (refer to Figure 4).
Power Down Mode
For applications requiring reduced power consumption, the MT88E43 can be powered up only when it is required,
that is, upon detection of one of three CLIP/CID call arrival indicators: line reversal, ring burst and ringing.
The MT88E43 is powered down by asserting the PWDN pin. In powerdown mode, the crystal oscillator, opamp and
all internal circuitry, except for TRIGin, TRIGRC and TRIGout pins, are disabled. The three TRIG pins are not
affected by power down, such that, the MT88E43 can still react to call arrival indicators. The MT88E43 can be
powered up by grounding the PWDN pin.
11
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Crystal Oscillator
The MT88E43 requires a 3.579545MHz crystal oscillator as the master timing source.
MT88E43
MT88E43
MT88E43
OSC1 OSC2
OSC1 OSC2
OSC1 OSC2
to the
next MT88E43
3.579545 MHz
Figure 8 - Common Crystal Connection
The crystal specification is as follows:
Frequency:
3.579545 MHz
±0.1%(-40oC+85oC)
Parallel
18 pF
Frequency tolerance:
Resonance mode:
Load capacitance:
Maximum series resistance: 150 ohms
Maximum drive level (mW): 2 mW
e.g., CTS MP036S
Any number of MT88E43 devices can be connected as shown in Figure 8 such that only one crystal is required.
The connection between OSC2 and OSC1
can be D.C. coupled as shown, or the OSC1 input on all devices can be driven from a CMOS buffer (dc coupled)
with the OSC2 outputs left unconnected.
To meet BT and Bellcore requirements for proper tone detection the crystal must have a frequency tolerance of
0.1%.
VRef and CAP Inputs
VRef is the output of a low impedance voltage source equal to VDD/2 and is used to bias the input opamp. A 0.1µF
capacitor is required between CAP and VSS to eliminate noise on VRef.
12
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Vdd
Vdd
1N4003
R
4
TIP / A
MT88E43
R
22nF
5%
1N4003
1
TISP4180,
V
Vdd
100K
20%
IN+
IN-
GS
DD
TISP5180,
C
TPA150A12 or
TPB150B12
Vdd
St/GT
R
464K
3
R
4
1N4003
1N4003
RING / B
ESt
StD
INT
1N914
R
2
V
Vdd
Ref
R
1
22nF
5%
CAP
CD
DR
TRIGin
499K, 5%
100nF
Vdd
TRIGRC
TRIGout
150K
5%
1N914
1N914
DATA
5%
DCLK
MODE
OSCin
200K
5%
1N914
FSKen
499K, 5%
1N914
220nF
100nF
PWDN
IC
OSCout
301K
5%
100nF
5%
V
SS
NOTE: Resistors must have 1% tolerance and capacitors have 20%
tolerance unless otherwise specified.
= To microcontroller
= From microcontroller
(FSK Interface Mode 0 selected)
: Crystal is 3.579545MHz, 0.1% frequency tolerance.
: For BT Application C=0.1µF ±5%, R =422kΩ ±1%, R =422kΩ ±1%
3
2
: For applications where CAS speech immunity is required (e.g. CIDCW)
C=0.1µF ±5%, R =825kΩ ±1%, R =226kΩ ±1%
3
2
: R1 = 430K, R4 = 34K for V
= 5V ± 10% (See Figure 10)
DD
: R1 = 620K, R4 = 63K4 for V
= 3V ± 10% (See Figure 10)
DD
Figure 9 - Application Circuit
Application Circuits
The circuits shown in Figures 9 and 11 are application circuits for the MT88E43. As supply voltage (VDD) is
decreased, the threshold of the device’s tone and FSK detectors will be reduced. Therefore, to meet the BT or
Bellcore tone reject level requirements the gain of the internal opamp should be reduced according to the graph in
Figure 10. For example when VDD=5V (+/- 10%), R1 should equal 430 kΩ and R4 should equal 34 kΩ; and if
VDD=3V (+/- 10%) R1 should equal 620 kΩ and R4 should equal 63.4 kΩ. Resistors R1 and R4 are shown in Figures
9 and 11.
The circuit shown in Figure 9 illustrates the use of the MT88E43 in a proprietary system that doesn’t need to meet
FCC, DOC, and UL approvals. It should be noted that if glitches on the tip/ring interface are of sufficient amplitude,
the circuit will falsely detect these signals as ringing or line reversal.
The circuit shown in Figure 11 will provide common mode rejection of signals received by the ringing circuit. This
circuit should pass safety related tests specified by FCC Part 68, DOC CS-03, UL 1459, and CSA C22.2. These
safety tests will simulate high voltage faults that may occur on the line. The circuit provides isolation from these high
voltage faults via R1 and the 12 k1Ω resistors as well as the 22 nF & 330 nF capacitors. IRC manufactures a
resistor (part number GS3) that should be used for R1. This resistor is a 3 W, 5%, 1 kV power resistor. The 12 k1
resistor is manufactured by IRC (part number FA8425F). This resistor is a 1.5 W, 5%, fuseable type resistor. The
22 nF and 330 nF capacitors have a 400 V rating.
See the application note "MSAN-164: Applications of the MT8843 Calling Number Identification Circuit 2" for
information on designing the MT88E43 into CID and CIDCW systems.
13
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Figure 10 - Gain Ratio as a function of Nominal Vdd
Note: In the application circuits shown in Figures 9 and 11, the Gain Ratio of MT88E43 opamp is
464kΩ
------------------
R1 + R4
GainRatio =
14
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Vdd
Vdd
1N4003
22nF
5%
R
4
TIP / A
MT88E43
R
1N4003
1
V
IN+
IN-
GS
DD
Vdd
C
Vdd
St/GT
22nF
5%
R
464K
3
100K
R
4
1N4003
1N4003
RING / B
ESt
StD
INT
20%
1N914
R
2
V
R
Ref
1
CAP
CD
DR
TRIGin
Vdd
TRIGRC
TRIGout
150K
5%
DATA
100nF
10%
DCLK
MODE
OSCin
FSKen
1N5231B
PWDN
IC
OSCout
12K1
330nF
10%
Vdd
V
200K
5%
SS
Motorola
4N25
5%
10nF
464K
5%
NOTE: Resistors must have 1% tolerance, capacitors have 20%
tolerance unless specified otherwise.
= To microcontroller
= From microcontroller
(FSK Interface Mode 0 selected)
: Bridge rectifier diodes are 1N914.
: For BT Application C=0.1µF ±5%, R =422kΩ ±1%, R =422kΩ ±1%
3
2
: For applications where CAS speech immunity is required (e.g. CIDCW)
C=0.1µF ±5%, R =825kΩ ±1%, R =226kΩ ±1%
3
2
: R1 = 430K, R4 = 34K for V
= 5V ± 10% (See Figure 10)
DD
: R1 = 620K, R4 = 63K4 for V
= 3V ± 10% (See Figure 10)
DD
Figure 11 - Application Circuit with Improved Common Mode Noise Immunity and Isolation in
Line Interface
Approvals
FCC Part 68, DOC CS-03, UL 1459, and CAN/CSA-22.2 No. 225-M90 are all system (i.e. connectors, power
supply, cabinet, etc.) requirements. Since the MT88E43 is a component and not a system, the application circuit
(Figure 11) has been designed to meet the CO Trunk interface requirements of FCC, DOC, UL, and CSA; thus
enabling the complete system to be approved by these standards bodies.
Products are designed in accordance with meeting the above requirements; however, full conformance to these
standards is dependent upon the application in which the MT88E43 is being used, and therefore, approvals are the
responsibility of the customer and Zarlink will not have tested the product to meet the above standards.
15
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Absolute Maximum Ratings* - Voltages are with respect to VSS unless otherwise stated.
Parameter
Symbol
Min.
Max.
Units
1
2
3
4
Supply voltage with respect to Vss
Voltage on any pin other than supplies **
Current at any pin other than supplies
Storage Temperature
VDD
VPIN
IPIN
-0.3
6
V
Vss-0.3
VDD+0.3
10
V
mA
oC
TST
-65
150
* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.
**
Under normal operating conditions voltage on any pin except supplies can be minimum VSS-1V to maximum VDD+1V for an input current
limited to less than 200 µΑ
.
Recommended Operating Conditions - Voltages are with respect to ground (VSS) unless otherwise stated.
Characteristics
Sym.
Min.
Typ.‡
Max.
Units
1
2
3
4
Power Supplies
VDD
fOSC
∆fc
2.7
-
5.5
V
MHz
%
Clock Frequency
3.579545
Tolerance on Clock Frequency
Operating Temperature
-0.1
-40
+0.1
85
TOP
oC
‡ Typical figures are at 25oC and are for design aid only: not guaranteed and not subject to production testing.
DC Electrical Characteristics†
Typ.‡
Max.
Units
Test Conditions
Characteristics
Sym.
Min.
1
Standby Supply Current
IDDQ
0.5
15
µA
AlI inputs are
V
DD/VSS except
for oscillator pins.
No analog input.
outputs unloaded.
PWDN=VDD
S
U
P
P
L
2
Operating Supply Current
IDD
All inputs are
VDD/VSS except
for oscillator pins.
No analog input.
outputs unloaded.
PWDN=VSS
V
V
DD = 5V ±10%
DD = 3V ±10%
4.7
2.5
8
mA
mA
Y
4.5
FSKen=VDD
3
4
Power Consumption
PO
44
mW
V
Schmitt Input High
Threshold
VT+
0.48*VDD
0.28*VDD
0.68*VDD
TRIGin,
TRIGRC
, PWDN
Schmitt Input Low
Threshold
VT-
0.48*VDD
V
5
6
Schmitt Hysteresis
VHYS
VIH
0.2
V
V
CMOS Input High
Voltage
0.7*VDD
VDD
DCLK,
MODE,
FSKen
CMOS Input Low Voltage
VIL
VSS
0.3*VDD
V
16
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
DC Electrical Characteristics† (continued)
Characteristics
Sym.
IOH
Min.
Typ.‡
Max.
Units
Test Conditions
TRIGout
7
Output High Sourcing
Current
0.8
mA
VOH=0.9*VDD
, DCLK,
DATA,
DR, CD,
StD,
ESt,
St/GT
TRIGout
, DCLK,
DATA,
DR, CD,
StD,
8
Output Low Sinking
Current
IOL
2
mA
VOL=0.1*VDD
ESt,
St/GT
TRIGRC
, INT
9
Input Current
Iin1
Iin2
1
µA
µA
Vin=VDD to VSS
Vin=VDD to VSS
IN+, IN-,
TRIGin
PWDN,
DCLK,
MODE,
FSKen
10
TRIGRC
INT
10
11
12
13
Output High-Impedance
Current
Ioz1
Ioz2
Ioz3
VRef
1
10
5
µA
µA
µΑ
V
Vout =VDD to VSS
St/GT
VRef
Output Voltage
0.5VDD
0.05
-
0.5VDD
0.05
+
+
No Load
14
15
Output Resistance
RRef
VTGt
2
kΩ
St/GT
Comparator Threshold
Voltage
0.5VDD
0.05
-
0.5VDD
0.05
V
† DC Electrical Characteristics are over recommended operating conditions unless otherwise stated.
‡ Typical figures are at 25oC and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics† - Dual Tone Alert Signal Detection
Characteristic
Sym.
Min.
Typ.‡
Max.
Unit
Notes*
1
2
3
Low tone frequency
fL
-
-
2130
2750
-
-
-
-
Hz
Hz
High tone frequency
fH
Frequency deviation accept
1.1%
range within which
tones are
accepted
4
5
Frequency deviation reject
Accept signal level per tone
3.5%
-
-
-
ranges outside of
which tones are
rejected
-40
-2
dBV1
dBm2
See Note 3
-37.78
0.22
17
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
AC Electrical Characteristics† - Dual Tone Alert Signal Detection
Characteristic
Sym.
Min.
Typ.‡
Max.
Unit
Notes*
6
7
8
Reject signal level per tone
-
-
-46
dBV
dBm
dB3
See Note 3
-43.78
Positive and negative twist
accept
7
-
-
-
Signal to Noise Ratio
SNRTONE
20
-
dB
1,2
1. dBV = decibels above or below a reference voltage of 1Vrms. Signal level is per tone.
2. dBm = decibels above or below a reference power of 1mW into 600 ohms, 0 dBm = 0.7746Vrms. Signal level is per tone.
3. Twist = 20 log (fH amplitude / fL amplitude).
*Notes:
1. Both tones have the same amplitude.
2. Band limited random noise 300-3400Hz. Measurement valid only when tone is present.
3. With gain setting as shown in Figure 10. Production tested at 3V ±10%, 5V ±10%.
=AC Electrical Characteristics are over recommended operating conditions, unless otherwise stated.
‡Typical figures are at 25oC and are for design aid only: not guaranteed and not subject to production testing
AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels
Characteristics
Sym
Level
Units
Notes
1
2
3
CMOS Threshold Voltage
VCT
VHM
VLM
0.5*VDD
0.7*VDD
0.3*VDD
V
V
V
Rise/Fall Threshold Voltage High
Rise/Fall Threshold Voltage Low
18
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Electrical Characteristics† - Gain Setting Amplifier
Characteristics
Input Leakage Current
Input Resistance
Sym.
Min.
Max.
Units
Test Conditions
VSS ≤ VIN ≤ VDD
1
2
3
4
5
6
7
8
9
IIN
Rin
1
µA
MΩ
mV
dB
dB
dB
MHz
Vpp
pF
10
Input Offset Voltage
VOS
PSRR
CMRR
AVOL
fC
25
Power Supply Rejection Ratio
Common Mode Rejection
DC Open Loop Voltage Gain
Unity Gain Bandwidth
Output Voltage Swing
Maximum Capacitive Load (GS)
40
40
30
0.3
0.5
1kHz ripple on VDD
VCMmin ≤ VIN ≤ VCMmax
V
-0.5
VO
CL
Load ≥ 50kΩ
DD
100
10 Maximum Resistive Load (GS)
11 Common Mode Range Voltage
RL
VCM
50
1.0
kΩ
V
V
-1.0
DD
† Electrical characteristics are over recommended operating conditions, unless otherwise stated.
AC Electrical Characteristics† - FSK Detection
Characteristics
Input Detection Level
Sym.
Min. Typ.‡ Max. Units
Notes*
1
-40
-37.78
10.0
-8
dBV1 1,3
-5.78 dBm2
398.1 mVrms
2
3
Transmission Rate
1188 1200 1212
baud
Input Frequency Detection
Bell 202 1 (Mark)
1188 1200 1212
2178 2200 2222
Hz
Hz
Bell 202 0 (Space)
CCITT V.23 1 (Mark)
CCITT V.23 0 (Space)
1280.5 1300 1319.5
2068.5 2100 2131.5
Hz
Hz
4
Signal to Noise Ratio
SNRFSK
20
dB
1,2
1. dBV = decibels above or below a reference voltage of 1 Vrms.
2. dBm = decibels above or below a reference power of 1mW into 600 ohms. 0 dBm = 0.7746 Vrms.
*Notes
1. Both mark and space have the same amplitude.
2. Band limited random noise (200-3400Hz). Present when FSK signal is present. Note that the BT band is 300-3400Hz, the Bellcore
band is 0-4kHz.
3. Production tested at VDD=3V ±10%, 5V ±10%.
† AC Electrical Characteristics are over recommended operating conditions, unless otherwise stated.
‡ Typical figures are nominal values and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics† - Dual Tone Alert Signal Timing
Characteristics
Sym
Min
Max
Units
Notes*
1
2
Alert Signal present detect time
Alert Signal absent detect time
tDP
tDA
0.5
0.1
10
8
ms
ms
1
1
*Notes
1. Refer to Figures 1716 and 19
19
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
AC Electrical Characteristics† - 3-Wire Interface Timing
Characteristics
Power-up time
Sym.
Min.
Max.
Units
Notes
1
2
3
4
5
tPU
tPD
tCP
tCA
50
1
ms
ms
ms
ms
ms
PWDN
OSC1
Power-down time
Input FSK to CD low delay
Input FSK to CD high delay
Hysteresis
25
CD
8
8
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.
AC Electrical Characteristics† - 3-Wire Interface Timing (Mode 0)
Characteristics
Rise time
Sym.
Min.
Typ.‡
Max. Units
Notes*
1
2
tRR
tRF
tRL
200
200
417
1212
5
ns
ns
into 50 pF Load
DR
Fall time
into 50 pF Load
3
Low time
415
416
1200
1
µs
2
1
4
Rate
1188
baud
ms
ns
DATA
5
Input FSK to DATA delay
Rise time
tIDD
tR
6
200
200
into 50 pF Load
7
Fall time
tF
ns
into 50 pF Load
DATA
DCLK
8
DATA to DCLK delay
DCLK to DATA delay
Frequency
tDCD
tCDD
6
6
416
416
µs
1, 2, 3
9
µs
1, 2, 3
10
11
12
13
fDCLK0 1201.6 1202.8 1204
Hz
µs
2
2
2
2
DCLK
High time
tCH
tCL
415
415
415
416
416
416
417
417
417
Low time
µs
DCLK
DR
DCLK to DR delay
tCRD
µs
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.
‡ Typical figures are at 25oC and are for design aid only: not guaranteed and not subject to production testing.
*Notes:
1. FSK input data at 1200 ±12 baud.
2. OSC1 at 3.579545 MHz ±0.1%.
3. Function of signal condition.
AC Electrical Characteristics† - 3-Wire Interface Timing (Mode 1)
Characteristics
Frequency
Sym.
Min.
Max.
Units
Notes
1
2
3
4
5
fDCLK1
1
MHz
%
DCLK
Duty cycle
30
70
20
Rise time
tR1
ns
DCLK low set up to DR
tDDS
500
500
ns
DCLK,
DR
DCLK low hold time after DR
tDDH
ns
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.
20
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
t
t
CDD
DCD
VHM
VCT
VLM
DATA
DCLK
t
F
t
R
VHM
VCT
VLM
t
t
CH
CL
t
t
R
F
Figure 12 - DATA and DCLK Mode 0 Output Timing
t
t
RR
RF
VHM
VCT
VLM
DR
t
RL
Figure 13 - DR Output Timing
21
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
start
stop
start
stop
start
stop
TIP/RING
(A/B)
b7
b6
b6
b0 b1 b2
1
0
b0 b1 b2 b3 b4 b5
b7
b6
b0 b1 b2 b3 b4 b5
b7
b6
1
0
1
0
WIRES
t
IDD
start
start
start
b7
b0 b1 b2 b3 b4 b5
b7
b0 b1 b2 b3 b4 b5
b7
DATA
b0 b1 b2
stop
stop
stop
1/fDCLK0
DCLK
DR
tRL
t
CRD
Figure 14 - Serial Data Interface Timing (MODE 0)
VHM
VLM
DCLK
t
R1
Figure 15 - DCLK Mode 1 Input Timing
word N+1
word N
7
Demodulated
internal bit
stream
stop
0
2
3
4
6
7
stop
start
1
5
tRL
DR
2
1
1/fDCLK1
tDDS
tDDH
DCLK
DATA
0
6
7
0
1
2
3
4
5
6
7
word N-1
1 DCLK clears DR
2 DCLK does not clear DR, so DR is low for maximum time (1/2 bit width)
word N
Figure 16 - Serial Data Interface Timing (Mode 1)
22
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
Alerting Signal
Line Reversal
Mark
Ch. seizure
Ring
Data Packet
A/B Wires
A
B
C
D
E
F
G
TRIGout
PWDN
ESt
Note 6
Note 1
Note 2
tDA
tDP
50-150ms
tGP
tREC
tGA
VTGt
St/GT
StD
tABS Note 3
15±1ms
TE DC load
TE AC load
FSKen
CD
<120µµA
20±5ms
< 0.5mA (optional)
Current wetting pulse (see SIN227)
Note 4
Zss (Refer to SIN227)
Note 5
tCP
tCA
A ≥ 100ms
B = 88-110ms
DR
C ≥ 45ms (up to 5sec)
D = 80-262ms
DCLK
E = 45-75ms
F ≤ 2.5sec (typ. 500ms)
G > 200ms
Note: All values obtained
from SIN227 Issue 1
DATA
..101010..
Data
tPD
tPU
OSCout
Figure 17 - Input and Output Timing for BT Caller Display Service (CDS), e.g., CLIP
Notes:
1) The total recognition time is tREC = tGP + tDP, where tGP is the tone present guard time and tDP is the tone present detect time (refer
to section “Dual Tone Detection Guard Time” on page 6 for details). VTGt is the comparator threshold (refer to Figure 4).
2) The total tone absent time is tABS = tGA + tDA, where tGA is the tone absent guard time and tDA is the tone absent detect time (refer to
section “Dual Tone Detection Guard Time” on page 6 for details). VTGt is the comparator threshold (refer to Figure 4).
3) By choosing tGA=15ms, tABS will be 15-25 ms so that the current wetting pulse and AC load can be applied right after the StD falling
edge.
4) SIN227 specifies that the AC and DC loads should be removed between 50-150 ms after the end of the FSK signal, indicated by CD
returning to high. The MT88E43 may also be powered down at this time.
5) FSKen should be set low when FSK is not expected to prevent the FSK demodulator from reacting to other in-band signals such as
speech, tone alert signal and DTMF tones.
6) TRIGout is the ring envelope during ringing.
23
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
First Ring Cycle
Ring Burst
Line Reversal
Mark
D
Ch. seizure
C
Data Packet
E
A/B Wires
B
F
A
Note 3
TRIGout
PWDN
Note 3
50-150ms
250-400ms
TE DC load
TE AC load
FSKen
CD
Note 1
Note 2
tCA
tCP
A = 200-450ms
B ≥ 500ms
DR
C = 80-262ms
D = 45-262ms
E ≤ 2.5s (typ. 500ms)
F >200ms
DCLK
DATA
..101010..
Data
tPD
tPU
Note: Parameter
from "CCA Exceptions
Document Issue 3"
F
OSCout
Figure 18 - Input and Output Timing for CCA Caller Display Service (CDS), e.g., CLIP
Notes:
1) TW/P&E/312 specifies that the AC and DC loads should be removed between 50 to 150 ms after the end of the FSK signal, indicated
by CD returning to high. The MT88E43 may also be powered down at this time.
2) FSKen should be set low when FSK is not expected to prevent the FSK demodulator from reacting to other in-band signals such as
speech, and DTMF tones.
3) TRIGout represents the ring envelope during ringing.
24
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
TIP/RING
1st Ring
A
Ch. seizure
C
2nd Ring
Note 1
Mark
D
Data Packet
B
E
F
TRIGout
PWDN
OSCout
FSKen
CD
Note 4
Note 1
Note 3
tPU
tPD
Note 2
tCP
tCA
A = 2sec typical
B = 250-500ms
C = 250ms
DR
D = 150ms
E = feature specific
DCLK
DATA
Max C+D+E = 2.9 to 3.7sec
F ≥ 200ms
.101010..
Data
Figure 19 - Input and Output Timing for Bellcore On-hook Data Transmission Associated with
Ringing, e.g., CID
Notes:
This on-hook case application is included because a CIDCW (off-hook) CPE should also be capable of receiving on-hook data
transmission (with ringing) from the end office. TR-NWT-000575 specifies that CIDCW will be offered only to lines which subscribe to
CID.
1) The CPE designer may choose to enable the MT88E43 only after the end of ringing to conserve power in a battery operated CPE. CD is not
activated by ringing.
2) The CPE designer may choose to set FSKen always high while the CPE is on-hook. Setting FSKen low prevents the FSK
demodulator from reacting to other in-band signals such as speech, CAS or DTMF tones.
3) The microcontroller in the CPE powers down the MT88E43 after CD has become inactive.
4) The microcontroller times out if CD is not activated.
25
Zarlink Semiconductor Inc.
MT88E43B
Data Sheet
CPE unmutes handset
CPE goes off-hook
CPE mutes handset & disables keypad
CPE sends
and enables keypad
Data
Mark
CAS
ACK
Packet
TIP/RING
PWDN
Note 1
A
C
E
G
B
D
Note 5
F
Note 2
Note 3
Note 4
FSKen
tPU
OSCout
tDP
tDA
ESt
tGA
VTGt
tGP
St/GT
tABS
tREC
StD (Note 6)
CD
tCP
tCA
Note 7
Note 8
A = 75-85ms
B = 0-100ms
C = 55-65ms
D = 0-500ms
E = 58-75ms
F = feature specific
G ≤ 50ms
DR
DCLK
DATA
Data
Figure 20 - Input and Output Timing for Bellcore Off-hook Data Transmission, e.g., CIDCW
Notes:
1) In a CPE where AC power is not available, the designer may choose to switch over to line power when the CPE goes off-hook and
use battery power while on-hook. The CPE should also be CID (on-hook) capable because TR-NWT-000575 specifies that CIDCW
will be offered only to lines which subscribe to CID.
2) Non-FSK signals such as CAS, speech and DTMF tones are in the same frequency band as FSK. They will be demodulated and give
false data. The FSKen pin should be set low to disable the FSK demodulator when FSK is not expected.
3) FSKen may be set high as soon as the CPE has finished sending the acknowledgment signal ACK. TR-NWT-000575 specifies that
ACK = DTMF D for non-ADSI CPE, A for ADSI CPE.
4) FSKen should be set low when CD has become inactive.
5) In an unsuccessful attempt where the end office does not send the FSK signal, the CPE should unmute the handset and enable the
keypad after this interval.
6) SR-TSV-002476 states that it is desirable that the CPE have an on/off switch for the CAS detector. See SW1 in Figure 4.
7) The total recognition time is tREC = tGP + tDP, where tGP is the tone present guard time and tDP is the tone present detect time (refer
to section “Dual Tone Detection Guard Time” on page 6 for details). VTGt is the comparator threshold (refer to Figure 4).
8) The total tone absent time is tABS = tGA + tDA, where tGA is the tone absent guard time and tDA is the tone absent detect time (refer to
section “Dual Tone Detection Guard Time” on page 6 for details). VTGt is the comparator threshold (refer to Figure 4).
26
Zarlink Semiconductor Inc.
For more information about all Zarlink products
visit our Web Site at
www.zarlink.com
Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable.
However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such
information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or
use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual
property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in
certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.
This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part
of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other
information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the
capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute
any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user’s responsibility to fully determine the performance and
suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does
not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in
significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink’s conditions of sale which are available on request.
Purchase of Zarlink’s I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system
conforms to the I2C Standard Specification as defined by Philips.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright Zarlink Semiconductor Inc. All Rights Reserved.
TECHNICAL DOCUMENTATION - NOT FOR RESALE
相关型号：
©2020 ICPDF网 联系我们和版权申明