MT8812AP [ZARLINK]
Cross Point Switch, 1 Func, 12 Channel, CMOS, PQCC44, PLASTIC, MS-018AC, LCC-44;
| 型号： | MT8812AP |
| 厂家： | 
ZARLINK SEMICONDUCTOR INC |
| 描述： | Cross Point Switch, 1 Func, 12 Channel, CMOS, PQCC44, PLASTIC, MS-018AC, LCC-44 PC 输出元件 |
| 文件： | 总9页 (文件大小：483K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ISO-CMOS MT8812
8 x 12 Analog Switch Array
ISSUE 6
March 1997
Features
Ordering Information
•
•
•
•
•
•
•
•
•
Internal control latches and address decoder
MT8812AE
MT8812AP
40 Pin Plastic DIP
44 Pin PLCC
Short set-up and hold times
Wide operating voltage: 4.5V to 14.5V
14Vpp analog signal capability
0° to 70°C
R
65Ω max. @ V =14V, 25°C
ON
DD
∆R
≤10Ω @ V =14V, 25°C
ON
DD
Description
Full CMOS switch for low distortion
Minimum feedthrough and crosstalk
The Zarlink MT8812 is fabricated in Zarlink’s ISO-
CMOS technology providing low power dissipation
and high reliability. The device contains a 8 x12 array
of crosspoint switches along with a 7 to 96 line
decoder and latch circuits. Any one of the 96
switches can be addressed by selecting the
appropriate seven input bits. The selected switch can
be turned on or off by applying a logical one or zero
to the DATA input.
Low power consumption ISO-CMOS technology
Applications
•
•
•
•
•
PBX systems
Mobile radio
Test equipment /instrumentation
Analog/digital multiplexers
Audio/Video switching
STROBE
DATA RESET
VDD
VSS
1
1
AX0
AX1
AX2
AX3
AY0
AY1
AY2
8 x 12
Switch
Array
7 to 96
Decoder
Xi I/O
(i=0-11)
Latches
96
96
• • • • • • • • • • • • • • • • • • •
Yi I/O (i=0-7)
Figure 1 - Functional Block Diagram
3-27
MT8812 ISO-CMOS
1
2
3
4
5
40
39
Y3
AY2
RESET
AX3
AX0
NC
VDD
Y2
DATA
Y1
NC
Y0
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
40
44 43 42 41
6 5 4 3 2
1
7
NC
NC
X6
39
NC
NC
X0
X1
X2
X3
X4
X5
NC
NC
NC
8
9
6
38
37
36
35
34
33
32
31
30
29
7
NC
NC
X0
10
11
12
13
14
15
16
8
X6
X7
9
X8
X7
X1
X9
10
11
12
13
14
15
16
17
18
19
20
X8
X2
X10
X9
X3
X11
NC
NC
NC
X10
X11
NC
X4
X5
NC
NC
AY1
AY0
AX2
AX1
Y4
17
Y7
18 19 20 21 22 23 24 25 26 27 28
NC
Y6
STROBE
Y5
VSS
40 PIN PLASTIC DIP
44 PIN PLCC
Figure 2 - Pin Connections
Description
Pin Description
Pin #
Name
1
2
3
1
2
3
Y3
AY2
Y3 Analog (Input/Output): this is connected to the Y3 column of the switch array.
Y2 Address Line (Input).
RESET Master RESET (Input): this is used to turn off all switches. Active High.
4,5
6,7
8-13
4,5 AX3,AX0 X3 and X0 Address Lines (Inputs).
6-8 NC No Connection.
9-14 X6-X11 X6-X11 Analog (Inputs/Outputs): these are connected to the X6-X11 rows of the
switch array.
14
15
16
17
18
15-17
18
-
19
NC
Y7
NC
Y6
No Connection.
Y7 Analog (Input/Output): this is connected to the Y7 column of the switch array.
No Connection.
Y6 Analog (Input/Output): this is connected to the Y6 column of the switch array.
20
STROBE STROBE (Input): enables function selected by address and data. Address must be
stable before STROBE goes high and DATA must be stable on the falling edge of the
STROBE. Active High.
19
20
21
21
22
23
Y5
Y5 Analog (Input/Output): this is connected to the Y5 column of the switch array.
Ground Reference.
Y4 Analog (Input/Output): this is connected to the Y4 column of the switch array.
V
SS
Y4
22, 23 24,25 AX1,AX2 X1 and X2 Address Lines (Inputs).
24, 25 26,27 AY0,AY1 Y0 andY1 Address Lines (Inputs).
26, 27 28-31
NC
No Connection.
28 - 33 32-37 X5-X0 X5-X0 Analog (Inputs/Outputs): these are connected to the X5-X0 rows of the
switch array.
34
35
36
37
38
38,39
40
-
41
NC
Y0
NC
Y1
No Connection.
Y0 Analog (Input/Output): this is connected to the Y0 column of the switch array.
No Connection.
Y1 Analog (Input/Output): this is connected to the Y1 column of the switch array.
42
DATA DATA (Input): a logic high input will turn on the selected switch and a logic low will
turn off the selected switch. Active High.
39
40
43
44
Y2
Y2 Analog (Input/Output): this is connected to the Y2 column of the switch array.
Positive Power Supply.
V
DD
3-28
ISO-CMOS MT8812
Functional Description
Address Decode
The MT8812 is an analog switch matrix with an array
size of 8 x 12. The switch array is arranged such that
there are 8 columns by 12 rows. The columns are
referred to as the Y input/output lines and the rows
are the X input/output lines. The crosspoint analog
switch array will interconnect any X line with any Y
line when turned on and provide a high degree of
isolation when turned off. The control memory
consists of a 96 bit write only RAM in which the bits
are selected by the address input lines (AY0-AY2,
AX0-AX3). Data is presented to the memory on the
DATA input line. Data is asynchro-nously written into
memory whenever the STROBE input is high and is
latched on the falling edge of STROBE. A logical “1”
written into a memory cell turns the corresponding
crosspoint switch on and a logical “0” turns the
crosspoint off. Only the crosspoint switches
corresponding to the addressed memory location are
altered when data is written into memory. The
remaining switches retain their previous states. Any
combination of X and Y lines can be interconnected
by establishing appropriate patterns in the control
memory. A logical “1” on the RESET input line will
asynchronously return all memory locations to
logical “0” turning off all crosspoint switches.
The seven address lines along with the STROBE
input are logically ANDed to form an enable signal
for the resettable transparent latches. The DATA
input is buffered and is used as the input to all
latches. To write to a location, RESET must be low
while the address and data lines are set up. Then the
STROBE input is set high and then low causing the
data to be latched. The data can be changed while
STROBE is high, however, the corresponding switch
will turn on and off in accordance with the data. Data
must be stable on the falling edge of STROBE in
order for correct data to be written to the latch.
3-29
MT8812 ISO-CMOS
Absolute Maximum Ratings*- Voltages are with respect to V unless otherwise stated.
SS
Parameter
Symbol
Min
Max
Units
1
Supply Voltage
V
V
-0.3
-0.3
16.0
V
V
DD
V
V
V
+0.3
SS
DD
DD
DD
2
3
4
5
6
Analog Input Voltage
Digital Input Voltage
V
-0.3
+0.3
+0.3
V
V
INA
V
V
-0.3
SS
IN
Current on any I/O Pin
Storage Temperature
I
15
+150
0.6
mA
°C
W
T
-65
S
Package Power Dissipation
PLASTIC DIP
P
D
* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.
Recommended Operating Conditions - Voltages are with respect to V unless otherwise stated.
SS
Characteristics
Sym
Min
Typ
Max
Units
Test Conditions
1
2
3
Operating Temperature
Supply Voltage
T
0
25
70
°C
V
O
V
4.5
14.5
DD
Analog Input Voltage
V
V
V
V
V
V
INA
SS
SS
DD
DD
4
Digital Input Voltage
V
V
IN
DC Electrical Characteristics†- Voltages are with respect to V =0V, V =14V unless otherwise stated.
SS
DD
‡
Characteristics
Sym
Min
Typ
Max
Units
Test Conditions
1
2
Quiescent Supply Current
I
1
100
µA
All digital inputs at V =V or
DD
IN
SS
V
DD
7
1
15
mA
nA
All digital inputs at V =2.4V
IN
Off-state Leakage Current
(See G.9 in Appendix)
I
500
IV - V I = V - V
Xi Yj DD SS
See Appendix, Fig. A.1
OFF
3
4
5
Input Logic “0” level
V
0.8
10
V
V
IL
Input Logic “1” level
V
2.4
IH
Input Leakage (digital pins)
I
0.1
µA
All digital inputs at V = V
LEAK
IN
SS
or V
DD
† DC Electrical Characteristics are over recommended temperature range.
‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
DC Electrical Characteristics- Switch Resistance - V is the external DC offset applied at the analog I/O pins.
DC
Characteristics
Sym
25°C
60°C
70°C
Units
Test Conditions
Typ Max Typ Max Typ Max
1 On-state
V
=14V
R
45
60
65
65
85
95
75
95
110
260
Ω
Ω
Ω
Ω
V
=0V,V =V /2,
DD
DD
ON
SS
DC
DD
Resistance V =12V
IV -V I = 0.4V
See Appendix, Fig. A.2
Xi Yj
V
V
=10V
= 5V
DD
DD
145 220
(See G.1, G.2, G.3 in
Appendix)
2 Difference in on-state
resistance between two
switches
∆R
5
10
10
10
Ω
V
V
=14V, V =0,
SS
ON
DD
DC
=V /2,
DD
IV -V I = 0.4V
Xi Yj
(See G.4 in Appendix)
See Appendix, Fig. A.2
3-30
ISO-CMOS MT8812
AC Electrical Characteristics† - Crosspoint Performance-V is the external DC offset applied at the analog
DC
I/O pins. Voltages are with respect to V =7V, V =0V, V =-7V, unless otherwise stated.
DD
DC
SS
‡
Characteristics
Sym
Min
Typ
Max Units
Test Conditions
f=1 MHz
f=1 MHz
1
2
3
Switch I/O Capacitance
C
C
20
pF
pF
S
Feedthrough Capacitance
0.2
45
F
Frequency Response
Channel “ON”
F
MHz Switch is “ON”; V
= 2Vpp
3dB
INA
sinewave; R = 1kΩ
L
20LOG(V
/V )=-3dB
See Appendix, Fig. A.3
OUT Xi
4
5
Total Harmonic Distortion
(See G.5, G.6 in Appendix)
THD
FDT
0.01
-95
%
Switch is “ON”; V = 2Vpp
INA
sinewave f= 1kHz; R =1kΩ
L
Feedthrough
dB
All Switches “OFF”; V
=
INA
Channel “OFF”
2Vpp sinewave f= 1kHz;
Feed.=20LOG (V
(See G.8 in Appendix)
/V )
R = 1kΩ.
OUT Xi
L
See Appendix, Fig. A.4
6
Crosstalk between any two
channels for switches Xi-Yi and
Xj-Yj.
X
-45
-90
-85
-80
dB
dB
dB
dB
V
=2Vpp sinewave
INA
talk
f= 10MHz; R = 75Ω.
L
V
=2Vpp sinewave
INA
f= 10kHz; R = 600Ω.
L
Xtalk=20LOG (V /V ).
Yj Xi
V
=2Vpp sinewave
INA
f= 10kHz; R = 1kΩ.
L
(See G.7 in Appendix).
V
=2Vpp sinewave
INA
f= 1kHz; R = 10kΩ.
L
Refer to Appendix, Fig. A.5
for test circuit.
7
Propagation delay through
switch
t
30
ns
R =1kΩ; C =50pF
PS
L
L
† Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5dB better.
AC Electrical Characteristics† - Control and I/O Timings- V is the external DC offset applied at the analog
DC
I/O pins. Voltages are with respect to V =7V, V =0V, V =-7V, unless otherwise stated.
DD
DC
SS
‡
Characteristics
Sym
Min
Typ
Max
Units
mVpp V =3V+V
DC
Test Conditions
1
Control Input crosstalk to switch
(for CS, DATA, STROBE,
Address)
CX
30
squarewave;
talk
IN
R =1kΩ, R =10kΩ.
IN
L
See Appendix, Fig. A.6
2
3
4
5
6
7
8
9
Digital Input Capacitance
Switching Frequency
C
F
t
10
pF
MHz
ns
f=1MHz
DI
20
O
Setup Time DATA to STROBE
Hold Time DATA to STROBE
10
10
10
10
20
40
R = 1kΩ, C =50pF ➀
DS
L
L
t
ns
R = 1kΩ, C =50pF ➀
L L
DH
Setup Time Address to STROBE
Hold Time Address to STROBE
STROBE Pulse Width
t
t
ns
R = 1kΩ, C =50pF ➀
L L
AS
ns
R = 1kΩ, C =50pF ➀
L L
AH
t
t
ns
R = 1kΩ, C =50pF ➀
L L
SPW
RESET Pulse Width
ns
R = 1kΩ, C =50pF ➀
L L
RPW
10 STROBE to Switch Status Delay
11 DATA to Switch Status Delay
12 RESET to Switch Status Delay
t
40
50
35
100
100
100
ns
R = 1kΩ, C =50pF ➀
L L
S
t
ns
R = 1kΩ, C =50pF ➀
L L
D
t
ns
R = 1kΩ, C =50pF ➀
L L
R
† Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
Digital Input rise time (tr) and fall time (tf) = 5ns.
‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
➀Refer to Appendix, Fig. A.7 for test circuit.
3-31
MT8812 ISO-CMOS
t
RPW
50%
50%
RESET
t
SPW
STROBE
50%
50%
50%
t
AS
ADDRESS
50%
50%
t
AH
DATA
50%
50%
t
DS
t
DH
ON
SWITCH*
OFF
t
t
t
R
R
t
S
D
Figure 3 - Control Memory Timing Diagram
* See Appendix, Fig. A.7 for switching waveform
AX0
AX1
AX2
AX3
AY0
AY1
AY2
Connection
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
X0-Y0
X1-Y0
X2-Y0
X3-Y0
X4-Y0
X5-Y0
➀
➀
No Connection
No Connection
X6-Y0
X7-Y0
X8-Y0
X9-Y0
X10-Y0
X11-Y0
➀
➀
No Connection
No Connection
0
↓
1
0
↓
0
0
↓
1
0
↓
1
1
↓
1
0
↓
0
0
↓
0
X0-Y1
↓ ↓
X11-Y1
X0-Y2
↓ ↓
0
↓
1
0
↓
0
0
↓
1
0
↓
1
0
↓
0
1
↓
1
0
↓
0
X11-Y2
X0-Y3
↓ ↓
0
↓
1
0
↓
0
0
↓
1
0
↓
1
1
↓
1
1
↓
1
0
↓
0
X11-Y3
X0-Y4
↓ ↓
0
↓
1
0
↓
0
0
↓
1
0
↓
1
0
↓
0
0
↓
0
1
↓
1
X11-Y4
X0-Y5
↓ ↓
0
↓
1
0
↓
0
0
↓
1
0
↓
1
1
↓
1
0
↓
0
1
↓
1
X11-Y5
X0-Y6
↓ ↓
0
↓
1
0
↓
0
0
↓
1
0
↓
1
0
↓
0
1
↓
1
1
↓
1
X11-Y6
X0-Y7
↓ ↓
0
↓
1
0
↓
0
0
↓
1
0
↓
1
1
↓
1
1
↓
1
1
↓
1
X11-Y7
Table 1. Address Decode Truth Table
This address has no effect on device status.
➀
3-32
For more information about all Zarlink products
visit our Web Site at
www.zarlink.com
Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively
“Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the
application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may
result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under
patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified
that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property
rights owned by Zarlink.
This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part
of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other
information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the
capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute
any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user’s responsibility to fully determine the performance and
suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does
not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in
significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink’s conditions of sale which are available on request.
Purchase of Zarlink’s I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system
conforms to the I2C Standard Specification as defined by Philips.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright Zarlink Semiconductor Inc. All Rights Reserved.
TECHNICAL DOCUMENTATION - NOT FOR RESALE
相关型号：
MT8812AP1
Cross Point Switch, 1 Func, 12 Channel, CMOS, PQCC44, LEAD FREE, PLASTIC, MS-018AC, LCC-44
ZARLINK
MT8812AP1
Cross Point Switch, 1 Func, 12 Channel, CMOS, PQCC44, LEAD FREE, PLASTIC, MS-018AC, LCC-44
MICROSEMI
MT8812APR1
Cross Point Switch, 1 Func, 12 Channel, CMOS, PQCC44, LEAD FREE, PLASTIC, MS-018AC, LCC-44
ZARLINK
MT8814APR1
Cross Point Switch, 1 Func, 12 Channel, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44
MICROSEMI
©2020 ICPDF网 联系我们和版权申明