DG541DJ-E3 [VISHAY]
Wideband/Video 'T' Switches; 宽带/视频“T”开关
| 型号： | DG541DJ-E3 |
| 厂家： | 
VISHAY |
| 描述： | Wideband/Video 'T' Switches |
| 文件： | 总18页 (文件大小：243K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
DG540, DG541, DG542
Vishay Siliconix
Wideband/Video “T” Switches
FEATURES
DESCRIPTION
•
Halogen-free according to IEC 61249-2-21
Definition
The DG540, DG541, DG542 are high performance
monolithic wideband/video switches designed for switching
RF, video and digital signals. By utilizing a "T" switch
configuration on each channel, these devices achieve
exceptionally low crosstalk and high off-isolation. The
crosstalk and off-isolation of the DG540 are further improved
by the introduction of extra GND pins between signal pins.
To achieve TTL compatibility, low channel capacitances and
fast switching times, the DG540 family is built on the Vishay
Siliconix proprietary D/CMOS process. Each switch
conducts equally well in both directions when on.
•
•
•
•
•
•
•
•
Wide Bandwidth: 500 MHZ
Low Crosstalk: - 85 dB
High Off-Isolation: - 80 dB at 5 MHz
"T" Switch Configuration
TTL and CMOS Logic Compatible
Fast Switching - tON: 45 ns
Low RDS(on): 30
Compliant to RoHS Directive 2002/95/EC
BENEFITS
•
•
•
•
•
•
•
Flat Frequency Response
High Color Fidelity
Low Insertion Loss
Improved System Performance
Reduced Board Space
Reduced Power Consumption
Improved Data Throughput
APPLICATIONS
•
•
•
•
•
•
•
•
RF and Video Switching
RGB Switching
Local and Wide Area Networks
Video Routing
Fast Data Acquisition
ATE
Radar/FLR Systems
Video Multiplexing
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
DG540
Dual-In-Line
DG540
PLCC
IN
D
IN
D
1
2
20
19
18
17
16
15
14
13
1 2
11
1
2
1
2
3
2
1
20 19
GND
GND
3
4
5
6
7
8
18
17
16
S
GND
1
S
1
S
2
4
V-
S
2
V-
V+
5
GND
V+
GND
GND
S
4
15 GND
14
6
GND
S
3
S
4
S
3
7
GND
GND
8
9
10 11 12 13
Top View
D
D
3
9
4
IN
4
IN
3
10
Top View
TRUTH TABLE
Logic
0
1
Switch
OFF
ON
Logic “0” 0.8 V
Logic “1” 2 V
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
www.vishay.com
1
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
DG540, DG541, DG542
Vishay Siliconix
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
DG542
DG541
Dual-In-Line and SOIC
Dual-In-Line and SOIC
IN
D
IN
2
1
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
IN
D
IN
2
1
1
1
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
D
2
1
D
2
GND
GND
S
S
2
S
1
S
2
V-
V+
V-
V+
GND
GND
S
4
S
3
S
D
S
3
4
4
4
GND
GND
D
3
D
4
D
3
IN
IN
3
Top View
Top View
TRUTH TABLE - DG541
TRUTH TABLE - DG542
Logic
Switch
OFF
Logic
SW1, SW2
SW3, SW4
0
1
0
1
OFF
ON
ON
ON
OFF
Logic "0" 0.8 V
Logic "1" 2 V
Logic "0" 0.8 V
Logic "1" 2 V
ORDERING INFORMATION
Temp Range
Package
Part Number
DG540
20-Pin Plastic DIP
20-Pin PLCC
DG540DJ-E3
DG540DN-E3
DG540AP
- 40 to 85 °C
- 55 to 125 °C
DG541
20-Pin Sidebraze
DG540AP/883
16-Pin Plastic DIP
DG541DJ-E3
DG541DY-T1-E3
DG541AP
- 40 to 85 °C
16-Pin Narrow SOIC
- 55 to 125 °C
DG542
16-Pin Sidebraze
DG541AP/883, 5962-9076401MEA
16-Pin Plastic DIP
DG542DJ-E3
- 40 to 85 °C
16-Pin Narrow SOIC
DG542DY-T1-E3
DG542AP
- 55 to 125 °C
16-Pin Sidebraze
DG542AP/883, 5962-91555201MEA
www.vishay.com
2
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
DG540, DG541, DG542
Vishay Siliconix
ABSOLUTE MAXIMUM RATINGS (T = 25 °C, unless otherwise noted)
A
Symbol
Limit
Unit
Parameter
- 0.3 to 21
- 0.3 to 21
- 19 to + 0.3
V+ to V-
V+ to GND
V- to GND
V
(V-) - 0.3 to (V+) + 0.3
or 20 mA, whichever occurs first
(V-) - 0.3 to (V+) + 14
or 20 mA, whichever occurs first
20
Digital Inputs
VS, VD
Continuous Current (Any Terminal)
mA
°C
40
- 65 to 150
- 65 to 125
470
Current, S or D (Pulsed at 1 ms, 10 % duty cycle max)
(AP Suffix)
Storage Temperature
(DJ, DN, DY Suffixes)
16-Pin Plastic DIPb
20-Pin Plastic DIPc
16-Pin Narrow Body SOICd
20-Pin PLCCd
800
Power Dissipation (Package)a
640
mW
800
16-, 20-Pin Sidebraze DIPe
900
Notes:
a. All leads welded or soldered to PC Board.
b. Derate 6.5 mW/°C above 25 °C.
c. Derate 7 mW/°C above 25 °C.
d. Derate 10 mW/°C above 75 °C.
e. Derate 12 mW/°C above 75 °C.
SCHEMATIC DIAGRAM (typical channel)
V+
GND
V
REF
S
D
-
+
IN
V-
Figure 1.
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
www.vishay.com
3
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
DG540, DG541, DG542
Vishay Siliconix
a
SPECIFICATIONS
Test Conditions
Unless Specified
V+ = 15 V, V- = - 3 V
A Suffix
- 55 °C to 125 °C - 40 °C to 85 °C
D Suffixes
Temp.b Typ.c
Min.d
Max.d Min.d Max.d Unit
V
INH = 2 V, VINL = 0.8 Vf
Parameter
Symbol
Analog Switch
Analog Signal Range
VANALOG
RDS(on)
RDS(on)
IS(off)
V- = - 5 V, V+ = 12
Full
- 5
5
- 5
5
V
Drain-Source
On-Resistance
Room
30
60
100
60
75
Full
IS = - 10 mA, VD = 0 V
RDS(on) Match
Room
2
6
6
Room
Full
Room
Full
Room
Full
- 10
- 500
- 10
- 500
- 10
10
500
10
500
10
- 10
- 100
- 10
- 100
- 10
10
100
10
100
10
VS = 0 V, VD = 10 V
VS = 10 V, VD = 0 V
VS = VD = 0 V
Source Off Leakage Current
Drain Off Leakage Current
Channel On Leakage Current
- 0.05
ID(off)
ID(on)
- 0.05
- 0.05
nA
- 1000
1000
- 100
100
Digital Control
VINH
VINL
Input Voltage High
Input Voltage Low
Full
Full
2
2
V
0.8
0.8
Room
Full
0.05
- 1
- 20
1
20
- 1
- 20
1
20
IIN
VIN = GND or V+
Input Current
µA
Dynamic Characteristics
On State Input Capacitancee
Off State Input Capacitancee
CS(on)
CS(off)
CD(off)
BW
VS = VD = 0 V
VS = 0 V
Room
Room
Room
Room
14
2
20
4
20
4
pF
Off State Output Capacitancee
VD = 0 V
2
4
4
RL = 50 , See Figure 5
MHz
Bandwidth
500
DG540 Room
70
130
100
160
50
85
60
85
70
130
100
160
50
85
60
85
45
55
DG541
Full
Room
Full
tON
Turn-On Time
Turn-Off Time
RL = 1 k
CL = 35 pF
DG542
ns
DG540 Room
50 % to 90 %
See Figure 2
20
DG541
Full
Room
Full
tOFF
DG542
25
CL = 1000 pF, VS = 0 V
See Figure 3
Charge Injection
Off Isolation
Q
Room
- 25
pC
dB
DG540 Room
DG541 Room
DG542 Room
- 80
- 60
- 75
RIN = 75 RL = 75
OIRR
f = 5 MHz
See Figure 4
RIN = 10 , RL = 75
f = 5 MHz, See Figure 6
XTALK(AH)
All Hostile Crosstalk
Power Supplies
Room
- 85
Room
Full
Room
Full
3.5
6
9
6
9
Positive Supply Current
I+
I-
All Channels On or Off
mA
- 3.2
- 6
- 9
- 6
- 9
Negative Supply Current
Notes:
a. Refer to PROCESS OPTION FLOWCHART .
b. Room = 25 °C, full = as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
e. Guaranteed by design, not subject to production test.
f. VIN = input voltage to perform proper function.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
www.vishay.com
4
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
DG540, DG541, DG542
Vishay Siliconix
TYPICAL CHARACTERISTICS (T = 25 °C, unless otherwise noted)
A
6
5
100 nA
10 nA
1 nA
4
I+
3
2
1
100 pA
10 pA
I
GND
0
- 1
- 2
- 3
- 4
- 5
I-
1 pA
0.1 pA
- 55
- 25
0
25
50
75
100
125
- 55 - 35 - 15
5
25
45
65
85 105 125
Temperature (°C)
Temperature (°C)
Supply Curent vs. Temperature
ID(off), IS(off) vs. Temperature
160
140
120
100
80
42
40
38
36
34
32
30
20
18
42
V+ = 10 V
40
V+ = 15 V
V- = - 3 V
38
125 °C
V- = - 5 V
36
34
32
30
20
18
V+ = 12 V
25 °C
V- = - 3 V
60
V+ = 15 V
- 55 °C
40
V- = - 1 V
20
0
- 3
- 1
1
3
5
7
9
11
- 5 - 4 - 3 - 2 - 1
0
10 11 12 13 14 15 16
V+ – Positive Supply (V)
V
– Drain Voltage (V)
V- – Negative Supply (V)
D
RDS(on) vs. Drain Voltage
V+ Constant
V- Constant
22
20
18
16
14
12
10
8
- 110
- 100
R
= 75 Ω
L
- 90
- 80
- 70
- 60
- 50
- 40
- 30
- 20
- 10
DG540
DG542
DG541
6
10
100
0
2
4
6
8
10
12
14
1
f – Frequency (MHz)
V
D
– Drain Voltage (V)
On Capacitance
Off Isolation
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
www.vishay.com
5
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
DG540, DG541, DG542
Vishay Siliconix
TYPICAL CHARACTERISTICS (T = 25 °C, unless otherwise noted)
A
- 100
- 90
- 80
- 70
- 60
- 50
- 40
- 30
- 20
- 10
0
- 110
- 100
R
= 75 Ω
L
DG540
- 90
- 80
- 70
- 60
- 50
- 40
- 30
- 20
- 10
180 Ω
1 k
DG542
10 k
DG541
10
100
1
100
1
10
f - Frequency (MHz)
f – Frequency (MHz)
Off Isolation vs. Frequency and
Load Resistance (DG540)
All Hostile Crosstalk
40
30
90
80
70
60
50
40
30
20
20
10
t
ON
0
- 10
- 20
- 30
- 40
t
OFF
C
= 1000 pF
L
10
0
- 3 - 2 - 1
0
1
2
3
4
5
6
7
8
- 55 - 25
0
25
50
75
100
125
V
S
– Source Voltage (V)
Temperature (°C)
Charge Injection vs. VS
Switching Times vs. Temperature (DG540/541)
20
18
16
14
12
10
90
80
t
ON
70
60
50
40
30
20
t
BBM
Operating
Voltage
Area
t
OFF
10
0
0
- 1
- 2
- 3
- 4
- 5
- 6
- 55 - 25
0
25
50
75
100
125
Temperature (°C)
V- – Negative Supply (V)
Operating Supply Voltage Range
Switching and Break-Before-Make Time
vs. Temperature (DG542)
www.vishay.com
6
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
DG540, DG541, DG542
Vishay Siliconix
TEST CIRCUITS
+ 15 V
t < 20 ns
t < 20 ns
f
r
3 V
V+
Logic
Input
50 %
S
D
3 V
V
O
IN
C
35 pF
L
Switch
Input
R
1 kΩ
L
V
S
V-
GND
90 %
Switch
Output
0
- 3 V
(includes fixture and stray capacitance)
t
t
OFF
ON
C
L
R
L
V
O
= V
S
R
L
+ r
DS(on)
Figure 2. Switching Time
ΔV
+ 15 V
O
V+
R
g
V
O
S
D
V
O
IN
GND
C
V
g
L
1000 pF
3 V
IN
X
ON
OFF
ON
V-
ΔV = measured voltage error due to charge injection
- 3 V
O
The charge injection in coulombs is ΔQ = C x DV
L
O
Figure 3. Charge Injection
+ 15 V
C
V+
+ 15 V
V
O
S
D
C
V
S
R
g
= 75 Ω
V+
R
75 Ω
V
R
L
O
S
D
V
S
IN
0 V, 2.4 V
R
= 50 Ω
g
GND
V-
C
L
IN
50 Ω
0 V, 2.4 V
GND
V-
C
- 3 V
V
V
S
Off Isolation = 20 log
C = RF Bypass
O
- 3 V
Figure 5. Bandwidth
Figure 4. Off Isolation
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
www.vishay.com
7
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
DG540, DG541, DG542
Vishay Siliconix
TEST CIRCUITS
C
+ 15 V
V+
S
1
D
1
V
O
R
75 Ω
L
10 Ω
2.4 V
IN
X
S
D
D
2
2
S
3
3
R
L
S
4
D
4
R
L
GND
V-
R
L
C
- 15 V
V
OUT
X
= 20 log
10
TA LK(AH)
V
IN
Figure 6. All Hostile Crosstalk
APPLICATIONS
Device Description
Frequency Response
A single switch on-channel exhibits both resistance (RDS(on)
The DG540, DG541, DG542 family of wideband switches
offers true bidirectional switching of high frequency analog or
digital signals with minimum signal crosstalk, low insertion
loss, and negligible non-linearity distortion and group delay.
Built on the Siliconix D/CMOS process, these "T" switches
provide excellent off-isolation with a bandwidth of around
500 MHz (350 MHz for DG541). Silicon-gate D/CMOS
processing also yields fast switching speeds.
)
and capacitance (CS(on)). This RC combination has an
attenuation effect on the analog signal – which is frequency
dependent (like an RC low-pass filter). The - 3-dB bandwidth
of the DG540 is typically 500 MHz (into 50 ). This measured
figure of 500 MHz illustrates that the switch channel can not
be represented by a two stage RC combination. The on
capacitance of the channel is distributed along the on-
resistance, and hence becomes a more complex multi stage
network of R’s and C’s making up the total RDS(on) and
An on-chip regulator circuit maintains TTL input compatibility
over the whole operating supply voltage range, easing
control logic interfacing.
CS(on). See Application Note AN502 for more details.
Circuit layout is facilitated by the interchangeability of source
and drain terminals.
Off-Isolation and Crosstalk
Off-isolation and crosstalk are affected by the load
resistance and parasitic inter-electrode capacitances. Higher
off-isolation is achieved with lower values of RL. However,
low values of RL increase insertion loss requiring gain
adjustments down the line. Stray capacitances, even a
fraction of 1 pF, can cause a large crosstalk increase. Good
layout and ground shielding techniques can considerably
improve your ac circuit performance.
www.vishay.com
8
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
DG540, DG541, DG542
Vishay Siliconix
APPLICATIONS
Power Supplies
A useful feature of the DG54X family is its power supply
flexibility. It can be operated from a single positive supply
(V+) if required (V- connected to ground).
+ 15 V
+
Note that the analog signal must not exceed V- by more than
- 0.3 V to prevent forward biasing the substrate p-n junction.
The use of a V- supply has a number of advantages:
C
1
C
2
V+
1.
It allows flexibility in analog signal handling, i.e., with
V- = - 5 V and V+ = 12 V; up to 5 V ac signals can
be controlled.
S
S
S
S
D
1
D
2
D
3
D
4
1
2
3
4
2.
The value of on capacitance [CS(on)] may be reduced.
A property known as ‘the body-effect’ on the DMOS
switch devices causes various parametric effects to
occur. One of these effects is the reduction in CS(on)
for an increasing V body-source. Note, however, that
to increase V- normally requires V+ to be reduced
(since V+ to V- = 21 V max.). Reduction in V+ causes
an increase in RDS(on), hence a compromise has to
be achieved. It is also useful to note that optimum
video linearity performance (e.g., differential phase
and gain) occurs when V- is around - 3 V.
DG540
GNDs
V-
C
C
2
1
C
1
C
2
= 10 μF Tantalum
= 0.1 μF Ceramic
+
- 3 V
Figure 7. Supply Decoupling
3.
V- eliminates the need to bias the analog signal using
potential dividers and large coupling capacitors.
Board Layout
Decoupling
PCB layout rules for good high frequency performance must
be observed to achieve the performance boasted by the
DG540. Some tips for minimizing stray effects are:
It is an established RF design practice to incorporate
sufficient bypass capacitors in the circuit to decouple the
power supplies to all active devices in the circuit. The
dynamic performance of the DG54X is adversely affected by
poor decoupling of power supply pins. Also, of even more
significance, since the substrate of the device is connected
to the negative supply, adequate decoupling of this pin is
essential.
1.
Use extensive ground planes on double sided PCB,
separating adjacent signal paths. Multilayer PCB is
even better.
2.
3.
Keep signal paths as short as practically possible,
with all channel paths of near equal length.
Rules:
Careful arrangement of ground connections is also
very important. Star connected system grounds
eliminate signal current flowing through ground path
parasitic resistance from coupling between channels.
1.
2.
3.
Decoupling capacitors should be incorporated on all
power supply pins (V+, V-). (See Figure 7.)
They should be mounted as close as possible to the
device pins.
Capacitors should have good high frequency
characteristics - tantalum bead and/or monolithic
ceramic types are adequate.
Suitable decoupling capacitors are 1- to 10 µF
tantalum bead, plus 10- to 100 nF ceramic.
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
www.vishay.com
9
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
DG540, DG541, DG542
Vishay Siliconix
APPLICATIONS
Figure 8 shows a 4 Channel video multiplexer using a DG540.
+ 15 V
V+
CH
1
CH
2
Si582
75 Ω
+
CH
75 Ω
3
A = 2
75 Ω
CH
4
-
DIS
250 Ω
75 Ω
DG540
V-
250 Ω
75 Ω
- 3 V
TTL Channel Select
Figure 8. 4 by 1 Video Multiplexing Using the DG540
Figure 9 shows an RGB selector switch using two DG542s.
+ 15 V
V+
R
1
Red Out
75 Ω
75 Ω
R
2
75 Ω
75 Ω
G
1
Green Out
G
2
DG542
V-
- 3 V
Si584
+ 15 V
V+
B
1
Blue Out
Sync Out
75 Ω
75 Ω
B
2
75 Ω
75 Ω
Sync 1
Sync 2
DG542
RGB Source Select
V-
- 3 V
Figure 9. RGB Selector Using Two DG542s
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
reliability data, see www.vishay.com/ppg?70055.
www.vishay.com
10
Document Number: 70055
S11-1429–Rev. H, 18-Jul-11
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
Package Information
Vishay Siliconix
SOIC (NARROW): 16ĆLEAD
JEDEC Part Number: MS-012
MILLIMETERS
INCHES
Dim
A
A1
B
C
D
Min
1.35
0.10
0.38
0.18
9.80
3.80
Max
1.75
0.20
0.51
0.23
10.00
4.00
Min
Max
0.069
0.008
0.020
0.009
0.393
0.157
0.053
0.004
0.015
0.007
0.385
0.149
E
16 15
14 13
12 11
10
7
9
8
1.27 BSC
0.050 BSC
e
H
L
Ĭ
5.80
0.50
0_
6.20
0.93
8_
0.228
0.020
0_
0.244
0.037
8_
E
1
2
3
4
5
6
ECN: S-03946—Rev. F, 09-Jul-01
DWG: 5300
H
D
C
All Leads
0.101 mm
0.004 IN
A1
Ĭ
L
e
B
Document Number: 71194
02-Jul-01
www.vishay.com
1
Package Information
Vishay Siliconix
PDIP: 16ĆLEAD
16
1
15
2
14
3
13
4
12
5
11
6
10
7
9
8
E
E
1
D
S
Q
1
A
L
A
1
15°
MAX
C
e
1
B
B
1
e
A
MILLIMETERS
INCHES
Min
Dim
A
A1
B
B1
C
D
Min
3.81
0.38
0.38
0.89
0.20
18.93
7.62
5.59
2.29
7.37
2.79
1.27
0.38
Max
5.08
1.27
0.51
1.65
0.30
21.33
8.26
7.11
2.79
7.87
3.81
2.03
1.52
Max
0.200
0.050
0.020
0.065
0.012
0.840
0.325
0.280
0.110
0.310
0.150
0.080
0.060
0.150
0.015
0.015
0.035
0.008
0.745
0.300
0.220
0.090
0.290
0.110
0.050
.015
E
E1
e1
eA
L
Q1
S
ECN: S-03946—Rev. D, 09-Jul-01
DWG: 5482
Document Number: 71261
06-Jul-01
www.vishay.com
1
Package Information
Vishay Siliconix
PDIP: 20ĆLEAD
20
1
19
2
18
3
17
4
16
5
15
6
14
7
13
8
12
9
11
10
E
E
1
D
S
Q
1
A
L
A
1
15°
MAX
C
B
1
e
1
B
e
A
MILLIMETERS
INCHES
Min
Dim
Min
3.81
0.38
0.38
0.89
0.20
24.89
7.62
5.59
2.29
7.37
3.175
1.27
1.02
Max
5.08
1.27
0.51
1.65
0.30
26.92
8.26
7.11
2.79
7.87
3.81
2.03
2.03
Max
0.200
0.050
0.020
0.065
0.012
1.060
0.325
0.280
0.110
0.310
0.150
0.080
0.080
0.150
0.015
0.015
0.035
0.008
0.980
0.300
0.220
0.090
0.290
0.123
0.050
0.040
A
A1
B
B1
C
D
E
E1
e1
eA
L
Q1
S
ECN: S-03946—Rev. B, 09-Jul-01
DWG: 5484
Document Number: 71262
06-Jul-01
www.vishay.com
1
Package Information
Vishay Siliconix
PLCC: 2OĆLEAD
D–SQUARE
A
2
MILLIMETERS
INCHES
D –SQUARE
1
Dim
A
A1
A2
B
B1
D
D1
D2
e1
Min
4.20
Max
4.57
3.04
–
Min
Max
0.180
0.120
–
B
1
0.165
0.090
0.020
0.013
0.026
0.385
0.350
0.290
2.29
B
0.51
0.331
0.661
9.78
0.553
0.812
10.03
9.042
8.38
0.021
0.032
0.395
0.356
0.330
e
1
D
2
8.890
7.37
1.27 BSC
0.050 BSC
ECN: S-03946—Rev. C, 09-Jul-01
DWG: 5306
A
1
A
0.101 mm
0.004″
Document Number: 71263
02-Jul-01
www.vishay.com
1
Package Information
Vishay Siliconix
SIDEBRAZE: 16ĆLEAD
16
15
14
13
12
11
6
10
9
8
E
1
2
3
4
5
7
D
S
1
S
2
A
L
Q
e
b
c
b
2
eA
MILLIMETERS
INCHES
Dim
A
b
b2
c
D
Min
2.67
0.38
1.14
0.20
19.56
7.11
Max
4.45
0.53
1.65
0.30
21.08
7.87
Min
Max
0.175
0.021
0.065
0.012
0.830
0.310
0.105
0.015
0.045
0.008
0.770
0.280
E
2.54 BSC
7.62 BSC
3.18
0.100 BSC
0.300 BSC
e
eA
L
Q
S2
4.45
1.40
–
0.125
0.175
0.055
–
0.64
0.25
0.13
0.025
0.010
0.005
–
–
S1
ECN: S-03946—Rev. G, 09-Jul-01
DWG: 5418
Document Number: 71270
03-Jul-01
www.vishay.com
1
Package Information
Vishay Siliconix
SIDEBRAZE: 20ĆLEAD
Meets MIL-STD-1835, D8, Configuration C
20
E
1
2
3
D
S
1
S
2
A
L
Q
b
e
C
b
2
e
A
MILLIMETERS
INCHES
Dim
A
b
b2
c
D
Min
2.67
0.38
1.14
0.20
24.89
7.11
Max
4.45
0.53
1.65
0.30
26.16
7.87
Min
0.105
0.015
0.045
0.008
0.980
0.280
Max
0.175
0.021
0.065
0.012
1.030
0.310
E
2.54 BSC
7.62 BSC
3.18
0.100 BSC
0.300 BSC
e
eA
L
Q
S2
S1
4.45
1.40
–
0.125
0.175
0.055
–
0.64
0.25
0.13
0.025
0.010
0.005
–
–
ECN: S-03946—Rev. D, 09-Jul-01
DWG: 5309
Document Number: 71271
02-Jul-01
www.vishay.com
1
Application Note 826
Vishay Siliconix
RECOMMENDED MINIMUM PADS FOR SO-16
0.372
(9.449)
0.047
(1.194)
0.022
0.050
0.028
(0.559)
(1.270)
(0.711)
Recommended Minimum Pads
Dimensions in Inches/(mm)
Return to Index
www.vishay.com
24
Document Number: 72608
Revision: 21-Jan-08
Legal Disclaimer Notice
Vishay
Disclaimer
ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE
RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively,
“Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other
disclosure relating to any product.
Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or
the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all
liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special,
consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular
purpose, non-infringement and merchantability.
Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical
requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements
about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular
product with the properties described in the product specification is suitable for use in a particular application. Parameters
provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All
operating parameters, including typical parameters, must be validated for each customer application by the customer’s
technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase,
including but not limited to the warranty expressed therein.
Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining
applications or for any other application in which the failure of the Vishay product could result in personal injury or death.
Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree
to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and
damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay
or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to
obtain written terms and conditions regarding products designed for such applications.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by
any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.
Document Number: 91000
Revision: 11-Mar-11
www.vishay.com
1
相关型号：
DG541DN-E3
IC QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PQCC20, PLASTIC, LCC-20, Multiplexer or Switch
VISHAY
©2020 ICPDF网 联系我们和版权申明