SN74HC259DRE4 [TI]

8-BIT ADDRESSABLE LATCHES; 8位可寻址锁存器
SN74HC259DRE4
型号: SN74HC259DRE4
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

8-BIT ADDRESSABLE LATCHES
8位可寻址锁存器

锁存器 双倍数据速率
文件: 总19页 (文件大小:687K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢀꢁꢂ ꢃ ꢄꢅ ꢆ ꢂꢇ ꢈ ꢀꢁꢉ ꢃꢄ ꢅꢆ ꢂꢇ  
ꢊ ꢋꢌꢍ ꢎ ꢏꢐꢐ ꢑꢒꢀꢀ ꢏꢌꢓ ꢒ ꢓꢏꢎꢅ ꢄ ꢒꢀ  
SCLS134E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
SN54HC259 . . . J OR W PACKAGE  
SN74HC259 . . . D, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
Wide Operating Voltage Range of 2 V to 6 V  
High-Current Inverting Outputs Drive Up To  
10 LSTTL Loads  
D
D
D
D
D
Low Power Consumption, 80-µA Max I  
Typical t = 14 ns  
pd  
4-mA Output Drive at 5 V  
CC  
S0  
S1  
S2  
Q0  
Q1  
Q2  
Q3  
GND  
1
2
3
4
5
6
7
8
16  
V
CC  
15 CLR  
14  
13  
12  
11  
10  
9
G
D
Q7  
Q6  
Q5  
Q4  
Low Input Current of 1 µA Max  
8-Bit Parallel-Out Storage Register  
Performs Serial-to-Parallel Conversion With  
Storage  
D
D
D
D
D
Asynchronous Parallel Clear  
Active-High Decoder  
SN54HC259 . . . FK PACKAGE  
(TOP VIEW)  
Enable Input Simplifies Expansion  
Expandable for n-Bit Applications  
Four Distinct Functional Modes  
3
2
1
20 19  
18  
S2  
Q0  
NC  
Q1  
Q2  
G
4
5
6
7
8
description/ordering information  
17  
16  
15  
14  
D
NC  
Q7  
Q6  
These 8-bit addressable latches are designed for  
general-purpose storage applications in digital  
systems. Specific uses include working registers,  
serial-holding registers, and active-high decoders  
or demultiplexers. They are multifunctional  
devices capable of storing single-line data in eight  
addressable latches and being a 1-of-8 decoder  
or demultiplexer with active-high outputs.  
9 10 11 12 13  
NC − No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
SOIC − D  
Tube of 25  
Tube of 40  
Reel of 2500  
Reel of 250  
Reel of 2000  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC259N  
SN74HC259N  
SN74HC259D  
SN74HC259DR  
SN74HC259DT  
SN74HC259NSR  
SN74HC259PWR  
SN74HC259PWT  
SNJ54HC259J  
SNJ54HC259W  
SNJ54HC259FK  
HC259  
−40°C to 85°C  
SOP − NS  
HC259  
HC259  
TSSOP − PW  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HC259J  
SNJ54HC259W  
SNJ54HC259FK  
−55°C to 125°C  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢕ ꢘ ꢣ ꢛ ꢚꢦ ꢡꢠ ꢞꢟ ꢠꢚ ꢜꢣ ꢥꢗ ꢝꢘ ꢞ ꢞꢚ ꢭꢍ ꢓꢋ ꢔꢑ ꢮ ꢋꢯꢊꢂ ꢯꢂꢈ ꢝꢥꢥ ꢣꢝ ꢛ ꢝ ꢜꢢ ꢞꢢꢛ ꢟ ꢝ ꢛ ꢢ ꢞꢢ ꢟꢞꢢ ꢦ  
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ  
ꢡ ꢘꢥ ꢢꢟꢟ ꢚ ꢞꢨꢢ ꢛ ꢪꢗ ꢟꢢ ꢘ ꢚꢞꢢ ꢦꢧ ꢕ ꢘ ꢝꢥ ꢥ ꢚ ꢞꢨꢢ ꢛ ꢣꢛ ꢚ ꢦꢡꢠ ꢞꢟ ꢈ ꢣꢛ ꢚ ꢦꢡꢠ ꢞꢗꢚ ꢘ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢂ ꢇꢈ ꢀꢁ ꢉ ꢃ ꢄꢅꢆ ꢂ ꢇ  
ꢊꢋ ꢌꢍ ꢎ ꢏ ꢐ ꢐꢑ ꢒꢀ ꢀꢏ ꢌꢓ ꢒ ꢓꢏꢎꢅ ꢄꢒ ꢀ  
SCLS134E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
description/ordering information (continued)  
Four distinct modes of operation are selectable by controlling the clear (CLR) and enable (G) inputs. In the  
addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch  
follows the data input, with all unaddressed latches remaining in their previous states. In the memory mode, all  
latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the  
possibility of entering erroneous data in the latches, G should be held high (inactive) while the address lines  
are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the level of the  
D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data  
inputs.  
Function Tables  
FUNCTION  
OUTPUT OF  
ADDRESSED  
LATCH  
EACH  
OTHER  
OUTPUT  
INPUTS  
FUNCTION  
CLR  
G
L
H
H
L
D
Q
Q
Addressable latch  
Memory  
iO  
iO  
H
L
Q
iO  
D
L
8-line demultiplexer  
Clear  
L
H
L
L
LATCH SELECTION  
SELECT INPUTS  
LATCH  
ADDRESSED  
S2  
S1  
L
S0  
L
L
L
H
L
0
1
2
3
4
5
6
7
L
L
H
H
L
L
H
L
H
H
H
H
L
H
L
H
H
H
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢅ ꢆ ꢂꢇ ꢈ ꢀꢁꢉ ꢃꢄ ꢅꢆ ꢂꢇ  
ꢊ ꢋꢌꢍ ꢎ ꢏꢐꢐ ꢑꢒꢀꢀ ꢏꢌꢓ ꢒ ꢓꢏꢎꢅ ꢄ ꢒꢀ  
SCLS134E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
logic diagram  
D
4
1
S0  
C
R
Q
Q
Q
Q
Q
Q
Q0  
Q1  
Q2  
Q3  
Q4  
Q5  
D
C
5
6
R
D
C
2
3
S1  
S2  
R
D
C
7
R
D
C
9
R
D
C
10  
R
14  
13  
15  
G
D
D
C
11  
12  
Q
Q
Q6  
Q7  
R
D
C
R
CLR  
Pin numbers shown are for the D, J, N, NS, PW, and W packages.  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢂ ꢇꢈ ꢀꢁ ꢉ ꢃ ꢄꢅꢆ ꢂ ꢇ  
ꢊꢋ ꢌꢍ ꢎ ꢏ ꢐ ꢐꢑ ꢒꢀ ꢀꢏ ꢌꢓ ꢒ ꢓꢏꢎꢅ ꢄꢒ ꢀ  
SCLS134E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
logic diagram, each internal latch (positive logic)  
C
D
C
TG  
C
Q
C
C
C
TG  
C
R
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
CC  
I
Input clamp current, I (V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
IK  
I
CC  
Output clamp current, I  
(V < 0 or V > V ) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA  
OK  
O O CC  
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA  
Continuous current through V  
O
O
CC  
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA  
Package thermal impedance, θ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73°C/W  
JA  
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67°C/W  
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64°C/W  
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
recommended operating conditions (see Note 3)  
SN54HC259  
MIN NOM  
SN74HC259  
MIN NOM  
UNIT  
MAX  
MAX  
V
V
Supply voltage  
2
1.5  
5
6
2
1.5  
5
6
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2 V  
= 4.5 V  
= 6 V  
3.15  
4.2  
3.15  
4.2  
High-level input voltage  
V
V
IH  
= 2 V  
0.5  
1.35  
1.8  
0.5  
1.35  
1.8  
= 4.5 V  
= 6 V  
V
IL  
Low-level input voltage  
V
V
Input voltage  
0
0
V
V
0
0
V
V
V
V
I
CC  
CC  
Output voltage  
O
CC  
CC  
V
CC  
V
CC  
V
CC  
= 2 V  
1000  
500  
400  
125  
1000  
500  
400  
85  
= 4.5 V  
= 6 V  
t/v  
Input transition rise/fall time  
ns  
T
A
Operating free-air temperature  
−55  
−40  
°C  
NOTE 3: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢅ ꢆ ꢂꢇ ꢈ ꢀꢁꢉ ꢃꢄ ꢅꢆ ꢂꢇ  
ꢊ ꢋꢌꢍ ꢎ ꢏꢐꢐ ꢑꢒꢀꢀ ꢏꢌꢓ ꢒ ꢓꢏꢎꢅ ꢄ ꢒꢀ  
SCLS134E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
= 25°C  
SN54HC259  
SN74HC259  
A
PARAMETER  
TEST CONDITIONS  
V
UNIT  
CC  
MIN  
TYP  
MAX  
MIN  
1.9  
4.4  
5.9  
3.7  
5.2  
MAX  
MIN  
1.9  
MAX  
2 V  
4.5 V  
6 V  
1.9 1.998  
4.4 4.499  
5.9 5.999  
4.4  
I
= −20 µA  
OH  
5.9  
V
V
V = V or V  
IH  
V
OH  
OL  
I
IL  
I
I
= −4 mA  
4.5 V  
6 V  
3.98  
5.48  
4.3  
5.8  
3.84  
5.34  
OH  
= −5.2 mA  
OH  
2 V  
0.002  
0.001  
0.001  
0.17  
0.15  
0.1  
0.1  
0.1  
0.1  
0.26  
0.26  
100  
8
0.1  
0.1  
0.1  
0.1  
4.5 V  
6 V  
I
= 20 µA  
OL  
0.1  
0.1  
V = V or V  
V
I
IH  
IL  
I
I
= 4 mA  
4.5 V  
6 V  
0.4  
0.33  
0.33  
1000  
80  
OL  
= 5.2 mA  
0.4  
OL  
I
I
V = V  
I
or 0  
6 V  
1000  
160  
10  
nA  
µA  
pF  
I
CC  
V = V  
I
or 0,  
I
O
= 0  
6 V  
CC  
CC  
C
2 V to 6 V  
3
10  
10  
i
timing requirements over recommended operating free-air temperature range (unless otherwise  
noted)  
T
= 25°C  
SN54HC259  
SN74HC259  
A
V
UNIT  
CC  
MIN  
80  
16  
14  
80  
16  
14  
75  
15  
13  
5
MAX  
MIN  
120  
24  
20  
120  
24  
20  
115  
23  
20  
5
MAX  
MIN  
100  
20  
17  
100  
20  
17  
95  
19  
16  
5
MAX  
2 V  
4.5 V  
6 V  
CLR low  
G low  
t
w
Pulse duration  
ns  
2 V  
4.5 V  
6 V  
2 V  
4.5 V  
6 V  
t
t
Setup time, data or address before G↑  
Hold time, data or address after G↑  
ns  
ns  
su  
2 V  
4.5 V  
6 V  
5
5
5
h
5
5
5
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆꢂ ꢇꢈ ꢀꢁ ꢉ ꢃ ꢄꢅꢆ ꢂ ꢇ  
ꢊꢋ ꢌꢍ ꢎ ꢏ ꢐ ꢐꢑ ꢒꢀ ꢀꢏ ꢌꢓ ꢒ ꢓꢏꢎꢅ ꢄꢒ ꢀ  
SCLS134E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
switching characteristics over recommended operating free-air temperature range, C = 50 pF  
L
(unless otherwise noted) (see Figure 1)  
T
A
= 25°C  
TYP  
60  
18  
14  
56  
17  
13  
74  
21  
17  
66  
20  
16  
28  
8
SN54HC259  
SN74HC259  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
V
UNIT  
CC  
MIN  
MAX  
150  
30  
MIN  
MAX  
225  
45  
MIN  
MAX  
190  
38  
2 V  
4.5 V  
6 V  
t
t
t
CLR  
Data  
Any Q  
Any Q  
Any Q  
Any Q  
Any  
ns  
PHL  
pd  
t
26  
38  
32  
2 V  
130  
26  
195  
39  
165  
33  
4.5 V  
6 V  
22  
33  
28  
2 V  
200  
40  
300  
60  
250  
50  
4.5 V  
6 V  
Address  
G
ns  
ns  
34  
51  
43  
2 V  
170  
34  
255  
51  
215  
43  
4.5 V  
6 V  
29  
43  
37  
2 V  
75  
110  
22  
95  
4.5 V  
6 V  
15  
19  
6
13  
19  
16  
operating characteristics, T = 25°C  
A
PARAMETER  
TEST CONDITIONS  
TYP  
UNIT  
C
Power dissipation capacitance per latch  
No load  
33  
pF  
pd  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁꢂ ꢃ ꢄꢅ ꢆ ꢂꢇ ꢈ ꢀꢁꢉ ꢃꢄ ꢅꢆ ꢂꢇ  
ꢊ ꢋꢌꢍ ꢎ ꢏꢐꢐ ꢑꢒꢀꢀ ꢏꢌꢓ ꢒ ꢓꢏꢎꢅ ꢄ ꢒꢀ  
SCLS134E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
High-Level  
Pulse  
50%  
50%  
50%  
From Output  
Under Test  
Test  
Point  
0 V  
t
w
C
= 50 pF  
L
V
CC  
(see Note A)  
Low-Level  
Pulse  
50%  
0 V  
LOAD CIRCUIT  
VOLTAGE WAVEFORMS  
PULSE DURATIONS  
V
CC  
Input  
50%  
50%  
0 V  
V
t
t
PLH  
PHL  
90%  
V
CC  
OH  
In-Phase  
Output  
Reference  
Input  
90%  
t
50%  
50%  
10%  
50%  
10%  
V
OL  
0 V  
V
t
r
f
f
t
t
h
su  
t
t
PLH  
PHL  
90%  
V
CC  
OH  
OL  
Data  
Input  
90%  
90%  
90%  
t
Out-of-Phase  
Output  
50%  
10%  
50%  
10%  
50%  
10%  
50%  
10%  
0 V  
V
t
t
t
r
r
f
VOLTAGE WAVEFORMS  
SETUP AND HOLD AND INPUT RISE AND FALL TIMES  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES  
NOTES: A.  
B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following  
characteristics: PRR 1 MHz, Z = 50 , t = 6 ns, t = 6 ns.  
C includes probe and test-fixture capacitance.  
L
O
r
f
C. The outputs are measured one at a time with one input transition per measurement.  
D. and t are the same as t  
t
.
PLH  
PHL pd  
Figure 1. Load Circuit and Voltage Waveforms  
7
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
9-Oct-2007  
PACKAGING INFORMATION  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
LCCC  
CDIP  
CFP  
Drawing  
85519012A  
8551901EA  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
FK  
J
20  
16  
16  
16  
16  
16  
1
1
1
1
1
TBD  
TBD  
TBD  
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
A42 SNPB  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
N / A for Pkg Type  
8551901FA  
W
J
JM38510/65402BEA  
SN54HC259J  
SN74HC259D  
CDIP  
CDIP  
SOIC  
A42 SNPB  
A42 SNPB  
J
D
40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC259DE4  
SN74HC259DG4  
SN74HC259DR  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
SOIC  
PDIP  
PDIP  
SO  
D
D
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC259DRE4  
SN74HC259DRG4  
SN74HC259DT  
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
D
2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
D
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC259DTE4  
SN74HC259DTG4  
SN74HC259N  
D
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
D
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
N
25  
Pb-Free  
(RoHS)  
CU NIPDAU N / A for Pkg Type  
SN74HC259NE4  
SN74HC259NSR  
SN74HC259NSRE4  
SN74HC259NSRG4  
N
25  
Pb-Free  
(RoHS)  
CU NIPDAU N / A for Pkg Type  
NS  
NS  
NS  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SO  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SO  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC259PWLE  
SN74HC259PWR  
OBSOLETE TSSOP  
PW  
PW  
16  
16  
TBD  
Call TI  
Call TI  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC259PWRE4  
SN74HC259PWRG4  
SN74HC259PWT  
PW  
PW  
PW  
PW  
PW  
16  
16  
16  
16  
16  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74HC259PWTE4  
SN74HC259PWTG4  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SNJ54HC259FK  
SNJ54HC259J  
ACTIVE  
ACTIVE  
LCCC  
CDIP  
FK  
J
20  
16  
1
1
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
A42 SNPB N / A for Pkg Type  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
9-Oct-2007  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and  
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS  
compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
4-Oct-2007  
TAPE AND REEL BOX INFORMATION  
Device  
Package Pins  
Site  
Reel  
Reel  
A0 (mm)  
B0 (mm)  
K0 (mm)  
P1  
W
Pin1  
Diameter Width  
(mm) (mm) Quadrant  
(mm)  
330  
330  
330  
330  
(mm)  
16  
SN74HC259DR  
SN74HC259DR  
SN74HC259NSR  
SN74HC259PWR  
D
D
16  
16  
16  
16  
SITE 27  
SITE 41  
SITE 41  
SITE 41  
6.5  
6.5  
8.2  
7.0  
10.3  
10.3  
10.5  
5.6  
2.1  
2.1  
2.5  
1.6  
8
8
16  
16  
16  
12  
Q1  
Q1  
Q1  
Q1  
16  
NS  
PW  
16  
12  
8
12  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
4-Oct-2007  
Device  
Package  
Pins  
Site  
Length (mm) Width (mm) Height (mm)  
SN74HC259DR  
SN74HC259DR  
SN74HC259NSR  
SN74HC259PWR  
D
D
16  
16  
16  
16  
SITE 27  
SITE 41  
SITE 41  
SITE 41  
342.9  
346.0  
346.0  
346.0  
336.6  
346.0  
346.0  
346.0  
28.58  
33.0  
33.0  
29.0  
NS  
PW  
Pack Materials-Page 2  
MECHANICAL DATA  
MLCC006B – OCTOBER 1996  
FK (S-CQCC-N**)  
LEADLESS CERAMIC CHIP CARRIER  
28 TERMINAL SHOWN  
A
B
NO. OF  
TERMINALS  
**  
18 17 16 15 14 13 12  
MIN  
MAX  
MIN  
MAX  
0.342  
(8,69)  
0.358  
(9,09)  
0.307  
(7,80)  
0.358  
(9,09)  
19  
20  
11  
10  
9
20  
28  
44  
52  
68  
84  
0.442  
(11,23)  
0.458  
(11,63)  
0.406  
(10,31)  
0.458  
(11,63)  
21  
B SQ  
22  
0.640  
(16,26)  
0.660  
(16,76)  
0.495  
(12,58)  
0.560  
(14,22)  
8
A SQ  
23  
0.739  
(18,78)  
0.761  
(19,32)  
0.495  
(12,58)  
0.560  
(14,22)  
7
24  
25  
6
0.938  
(23,83)  
0.962  
(24,43)  
0.850  
(21,6)  
0.858  
(21,8)  
5
1.141  
(28,99)  
1.165  
(29,59)  
1.047  
(26,6)  
1.063  
(27,0)  
26 27 28  
1
2
3
4
0.080 (2,03)  
0.064 (1,63)  
0.020 (0,51)  
0.010 (0,25)  
0.020 (0,51)  
0.010 (0,25)  
0.055 (1,40)  
0.045 (1,14)  
0.045 (1,14)  
0.035 (0,89)  
0.045 (1,14)  
0.035 (0,89)  
0.028 (0,71)  
0.022 (0,54)  
0.050 (1,27)  
4040140/D 10/96  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package can be hermetically sealed with a metal lid.  
D. The terminals are gold plated.  
E. Falls within JEDEC MS-004  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999  
PW (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
14 PINS SHOWN  
0,30  
0,19  
M
0,10  
0,65  
14  
8
0,15 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
1
7
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
8
14  
16  
20  
24  
28  
DIM  
3,10  
2,90  
5,10  
4,90  
5,10  
4,90  
6,60  
6,40  
7,90  
9,80  
9,60  
A MAX  
A MIN  
7,70  
4040064/F 01/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,  
improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.  
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s  
standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this  
warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily  
performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should  
provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask  
work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services  
are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such  
products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under  
the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is  
accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an  
unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties  
may be subject to additional restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service  
voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business  
practice. TI is not responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would  
reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement  
specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications  
of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related  
requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any  
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its  
representatives against any damages arising out of the use of TI products in such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is  
solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in  
connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products  
are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any  
non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Amplifiers  
Data Converters  
DSP  
Applications  
Audio  
amplifier.ti.com  
dataconverter.ti.com  
dsp.ti.com  
www.ti.com/audio  
Automotive  
Broadband  
Digital Control  
Military  
www.ti.com/automotive  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
interface.ti.com  
logic.ti.com  
Logic  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/lpw  
Telephony  
Low Power  
Wireless  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated  

相关型号:

SN74HC259DRG4

8-BIT ADDRESSABLE LATCHES
TI

SN74HC259DT

8-BIT ADDRESSABLE LATCHES
TI

SN74HC259DTE4

8-BIT ADDRESSABLE LATCHES
TI

SN74HC259DTG4

8-BIT ADDRESSABLE LATCHES
TI

SN74HC259FN

IC,LATCH,SINGLE,8-BIT,HC-CMOS,LDCC,20PIN,PLASTIC
TI

SN74HC259J

D Latch
ROCHESTER

SN74HC259JP4

IC IC,LATCH,SINGLE,8-BIT,HC-CMOS,DIP,16PIN,CERAMIC, FF/Latch
TI

SN74HC259N

8-BIT ADDRESSABLE LATCHES
TI

SN74HC259N-00

HC/UH SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16
TI

SN74HC259N-10

HC/UH SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP16
TI
ROCHESTER

SN74HC259N3

IC IC,LATCH,SINGLE,8-BIT,HC-CMOS,DIP,16PIN,PLASTIC, FF/Latch
TI