LF411MWGRLQMLV [TI]

航天级、单路、30V、3MHz、低失调电压运算放大器 | NAC | 10 | -55 to 125;
LF411MWGRLQMLV
型号: LF411MWGRLQMLV
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

航天级、单路、30V、3MHz、低失调电压运算放大器 | NAC | 10 | -55 to 125

放大器 CD 运算放大器
文件: 总20页 (文件大小:699K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
LF411QML  
LF411QML Low Offset, Low Drift JFET Input Operational Amplifier  
Literature Number: SNOSAO6B  
June 30, 2011  
LF411QML  
Low Offset, Low Drift JFET Input Operational Amplifier  
General Description  
Features  
This device is a low cost, high speed, JFET input operational  
amplifier with very low input offset voltage and guaranteed  
input offset voltage drift. It requires low supply current yet  
maintains a large gain bandwidth product and fast slew rate.  
In addition, well matched high voltage JFET input devices  
provide very low input bias and offset currents. The  
LF411QML is pin compatible with the standard LM741 allow-  
ing designers to immediately upgrade the overall perfor-  
mance of existing designs.  
Available with radiation guarantee  
ELDRS FREE  
100 krad(Si)  
0.5 mV(Typ)  
Internally trimmed offset voltage:  
Input offset voltage drift:  
Low input bias current:  
Low input noise current:  
Wide gain bandwidth:  
High slew rate:  
Low supply current:  
High input impedance:  
Low total harmonic distortion:  
10 μV/°C  
50 pA  
0.01 pA/Hz  
3 MHz  
10V/μs  
1.8 mA  
1012Ω  
This amplifier may be used in applications such as high speed  
integrators, fast D/A converters, sample and hold circuits and  
many other circuits requiring low input offset voltage and drift,  
low input bias current, high input impedance, high slew rate  
and wide bandwidth.  
<0.0  
2%  
AV = 10, RL = 10KΩ,  
VO = 20VP-P, BW = 20Hz - 20KHz  
Low 1/f noise corner:  
50 Hz  
Fast settling time to 0.01%:  
2 μs  
Ordering Information  
NS Part Number  
LF411MH/883  
SMD Part Number  
NS Package Number  
H08C  
Package Description  
8LD T0–99 Can  
LF411MWG/883  
WG10A  
10LD Ceramic SOIC  
10LD Ceramic SOIC  
LF411MWG-MLS  
50 krad(Si)  
WG10A  
(Note 9)  
LF411MWGRLQMLV  
100 krad(Si)  
5962R1122201VZA  
ELDRS Free  
WG10A  
10LD Ceramic SOIC  
(Note 10)  
Connection Diagrams  
Metal Can Package  
10LD Ceramic SOIC Package  
20149244  
Top View  
See NS Package Number WG10A  
20149205  
Note: Pin 4 connected to case.  
Top View  
See NS Package Number H08A  
BI-FET II™ is a trademark of National Semiconductor Corporation.  
© 2011 National Semiconductor Corporation  
201492  
www.national.com  
Simplified Schematic  
20149206  
Detailed Schematic  
20149234  
www.national.com  
2
Absolute Maximum Ratings (Note 1)  
Supply Voltage  
±18V  
±30V  
±15V  
Differential Input Voltage  
Input Voltage Range (Note 4)  
Output Short Circuit Duration  
Power Dissipation (Note 2), (Note 3)  
H Package  
Continuous  
670mW  
670mW  
WG Package  
TJmax  
H Package  
WG Package  
150°C  
150°C  
Thermal Resistance  
ꢀθJA  
H Package Still Air  
H Package 500LF/Min Air Flow  
WG Package Still Air  
WG Package 500LF/Min Air Flow  
ꢀθJC  
162°C/W  
65°C/W  
170°C/W  
120°C/W  
H Package  
WG Package  
20°C/W  
26°C/W  
Operating Temperature Range  
−55°C TA 125°C  
Storage Temperature Range  
−65°C TA 150°C  
Lead Temperature (Soldering, 10 seconds)  
Package Weight (Typical)  
H Package  
WG Package  
ESD Tolerance (Note 5)  
260°C  
TBD  
220mg  
750V  
Quality Conformance Inspection  
Mil-Std-883, Method 5005 - Group A  
Subgroup  
Description  
Static tests at  
Temp °C  
+25  
1
2
Static tests at  
+125  
-55  
3
Static tests at  
4
Dynamic tests at  
Dynamic tests at  
Dynamic tests at  
Functional tests at  
Functional tests at  
Functional tests at  
Switching tests at  
Switching tests at  
Switching tests at  
Settling time at  
Settling time at  
Settling time at  
+25  
5
+125  
-55  
6
7
+25  
8A  
8B  
9
+125  
-55  
+25  
10  
11  
12  
13  
14  
+125  
-55  
+25  
+125  
-55  
3
www.national.com  
LF411 883 Electrical Characteristics  
DC Parameters  
The following conditions apply, unless otherwise specified.  
DC: VCC = ±15V, VCM = 0V, RS = 0Ω  
Sub-  
groups  
Symbol  
VIO  
Parameter  
Conditions  
RS = 10KΩ  
Notes  
Min Max  
Unit  
Input Offset Voltage  
-2.0  
-3.7  
-3.3  
-0.1  
-25  
2.0  
3.7  
3.3  
0.1  
25  
mV  
mV  
mV  
nA  
nA  
nA  
nA  
V
1
2
3
IIO  
Input Offset Current  
Input Bias Current  
1
(Note 8)  
2
±IIB  
-0.2  
-50  
0.2  
50  
1
2
(Note 8)  
(Note 6)  
VCM  
Input Common Mode Voltage  
Range  
±9.0  
1, 2, 3  
CMRR  
Common Mode Rejection Ratio  
70  
dB  
1, 2, 3  
RS 10K, VCM = ±9V  
+PSRR  
-PSRR  
IS  
Supply Voltage Rejection Ratio +VCC = 6V, -VCC = -15V  
Supply Voltage Rejection Ratio +VCC = 15V, -VCC = -6V  
Supply Current  
70  
70  
dB  
dB  
1, 2, 3  
1, 2, 3  
3.4  
50  
mA  
mA  
mA  
mA  
mA  
mV  
mV  
V/mV  
1, 2, 3  
-IOS  
Output Short Circuit Current  
+VI = -11V, -VI = 11V,  
RS = 10KΩ  
13  
6.0  
-50  
-60  
8.0  
1
2, 3  
1
60  
+IOS  
Output Short Circuit Current  
+VI = 11V, -VI = -11V,  
RS = 10KΩ  
-13  
-6.0  
2, 3  
1
+VIO Adj  
-VIO Adj  
+AVS  
Input Offset Voltage Adjustment  
Input Offset Voltage Adjustment  
Large Signal Voltage Gain  
-8.0  
1
(Note 7)  
(Note 7)  
(Note 7)  
(Note 7)  
25  
15  
25  
15  
12  
4
VO = 0 to 10V, RL = 2KΩ  
VO = 0 to 10V, RL = 2KΩ  
VO = 0 to -10V, RL = 2KΩ  
VO = 0 to -10V, RL = 2KΩ  
V/mV  
V/mV  
V/mV  
V
5, 6  
4
-AVS  
Large Signal Voltage Gain  
5, 6  
4, 5, 6  
VO+  
VO-  
Output Voltage Swing  
Output Voltage Swing  
RL = 10K, +VI = 11V,  
-VI = -11V, RS = 10KΩ  
-12  
V
4, 5, 6  
RL = 10K, +VI = -11V,  
-VI = 11V, RS = 10KΩ  
AC Parameters  
The following conditions apply, unless otherwise specified.  
AC: VCC = ±15V, VCM = 0V, RS = 0Ω  
Sub-  
groups  
Symbol  
SR+  
Parameter  
Conditions  
Notes  
Min Max  
Unit  
Slew Rate  
Slew Rate  
VO = -5V to 5V  
VO = 5V to -5V  
8.0  
8.0  
2.7  
V/µS  
V/µS  
MHz  
7
7
7
SR-  
GBW  
Gain Bandwidth Product  
www.national.com  
4
Space Level Electrical Characteristics  
DC Parameters  
The following conditions apply, unless otherwise specified.  
DC: VCC = ±15V, VCM = 0V, RS = 0Ω  
Sub-  
groups  
Symbol  
VIO  
Parameter  
Conditions  
RS = 10KΩ  
Notes  
Min Max  
Unit  
Input Offset Voltage  
-2.0  
-3.7  
-3.3  
-0.1  
-25  
2.0  
3.7  
3.3  
0.1  
25  
mV  
mV  
mV  
nA  
nA  
nA  
nA  
V
1
2
3
IIO  
Input Offset Current  
Input Bias Current  
1
(Note 8)  
2
±IIB  
-0.2  
-50  
0.2  
50  
1
2
(Note 8)  
(Note 6)  
VCM  
Input Common Mode Voltage  
Range  
±9.0  
1, 2, 3  
CMRR  
Common Mode Rejection Ratio  
70  
dB  
1, 2, 3  
RS 10K, VCM = ±9V  
+PSRR  
-PSRR  
IS  
Supply Voltage Rejection Ratio +VCC = 6V, -VCC = -15V  
Supply Voltage Rejection Ratio +VCC = 15V, -VCC = -6V  
Supply Current  
70  
70  
dB  
dB  
1, 2, 3  
1, 2, 3  
3.4  
50  
mA  
mA  
mA  
mA  
mA  
mV  
mV  
V/mV  
1, 2, 3  
-IOS  
Output Short Circuit Current  
+VI = -11V, -VI = 11V,  
RS = 10KΩ  
13  
6.0  
-50  
-60  
8.0  
1
2, 3  
1
60  
+IOS  
Output Short Circuit Current  
+VI = 11V, -VI = -11V,  
RS = 10KΩ  
-13  
-6.0  
2, 3  
1
+VIO Adj  
-VIO Adj  
+AVS  
Input Offset Voltage Adjustment  
Input Offset Voltage Adjustment  
Large Signal Voltage Gain  
-8.0  
1
(Note 7)  
(Note 7)  
(Note 7)  
(Note 7)  
25  
15  
25  
15  
12  
4
VO = 0 to 10V, RL = 2KΩ  
VO = 0 to 10V, RL = 2KΩ  
VO = 0 to -10V, RL = 2KΩ  
VO = 0 to -10V, RL = 2KΩ  
V/mV  
V/mV  
V/mV  
V
5, 6  
4
-AVS  
Large Signal Voltage Gain  
5, 6  
4, 5, 6  
VO+  
VO-  
Output Voltage Swing  
Output Voltage Swing  
RL = 10K, +VI = 11V,  
-VI = -11V, RS = 10KΩ  
-12  
V
4, 5, 6  
RL = 10K, +VI = -11V,  
-VI = 11V, RS = 10KΩ  
AC Parameters  
The following conditions apply, unless otherwise specified.  
AC: VCC = ±15V, VCM = 0V, RS = 0Ω  
Sub-  
groups  
Symbol  
SR+  
Parameter  
Conditions  
Notes  
Min Max  
Unit  
Slew Rate  
Slew Rate  
VO = -5V to 5V  
VO = 5V to -5V  
8.0  
8.0  
2.7  
V/µS  
V/µS  
MHz  
7
7
7
SR-  
GBW  
Gain Bandwidth Product  
5
www.national.com  
Space Level Electrical Characteristics (Continued)  
DC Parameters - Drift Values  
The following conditions apply, unless otherwise specified.  
DC: VCC = ±15V, VCM = 0V, RS = 0Ω “Delta calculations performed on Space Level devices at Group B Subgroup 5 ONLY”  
Sub-  
groups  
Symbol  
VIO  
Parameter  
Conditions  
Notes  
Min Max  
Unit  
Input Offset Voltage  
Input Bias Current  
Input Bias Current  
−1  
1
mV  
nA  
nA  
1
1
1
+IIB  
−IIB  
−0.1  
−0.1  
0.1  
0.1  
LF411–MLS 50k Radiation Electrical Characteristics  
DC Parameters - Post Radiation Limits (Note 9)  
The following conditions apply, unless otherwise specified.  
DC: VCC = ±15V, VCM = 0V, RS = 0Ω Post Radiation Limits +25°C  
Sub-  
groups  
Symbol  
Parameter  
Conditions  
Notes  
Min Max  
Unit  
IIO  
IIB+  
IIB-  
Input Offset Current  
Input Bias Current  
Input Bias Current  
−0.25 0.25  
nA  
nA  
nA  
1
1
1
−1.0  
−1.0  
1.0  
1.0  
LF411MWGRLQMLV 100k Radiation Electrical Characteristics —  
ELDRS Free Only SMD# 5962R1122201  
DC Parameters - Post Radiation Limits (Note 10)  
The following conditions apply, unless otherwise specified.  
DC: VCC = ±15V, VCM = 0V, RS = 0Ω Post Radiation Limits +25°C  
Sub-  
groups  
Symbol  
Parameter  
Conditions  
Notes  
Min Max  
−1.0 1.0  
Unit  
IIO  
IIB+  
IIB-  
Input Offset Current  
Input Bias Current  
Input Bias Current  
nA  
nA  
nA  
1
1
1
−0.20 6.0  
−0.20 6.0  
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is  
functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed  
specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test  
conditions.  
Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJmax (maximum junction temperature), θJA (package  
junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is PDmax = (TJmax - TA)/  
θ
JA or the number given in the Absolute Maximum Ratings, whichever is lower.  
Note 3: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate  
outside guaranteed limits.  
Note 4: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.  
Note 5: Human body model, 100pF discharged through 1.5KΩ.  
Note 6: Parameters guaranteed by CMRR test.  
Note 7: Datalog in K = V/mV.  
Note 8: RS = 10KΩ @ +125°C.  
Note 9: Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table.  
These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters  
are guaranteed only for the conditions as specified in MIL-STD-883, Method 1019  
Note 10: Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table.  
These parts may be sensitive in a high dose rate environment. Low dose rate testing has been performed on a wafer-by-wafer basis, per Test Method 1019,  
Condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS).  
www.national.com  
6
 
 
 
 
 
 
 
 
 
 
Typical Connection  
20149201  
Typical Performance Characteristics  
Input Bias Current  
Input Bias Current  
20149211  
20149212  
Supply Current  
Positive Common-Mode  
Input Voltage Limit  
20149213  
20149214  
7
www.national.com  
Negative Common-Mode  
Input Voltage Limit  
Positive Current Limit  
20149216  
20149215  
Negative Current Limit  
Output Voltage Swing  
20149217  
20149218  
Output Voltage Swing  
Gain Bandwidth  
20149219  
20149220  
www.national.com  
8
Bode Plot  
Slew Rate  
20149222  
20149221  
Distortion vs Frequency  
Undistorted Output  
Voltage Swing  
20149223  
20149224  
Open Loop Frequency  
Response  
Common-Mode Rejection  
Ratio  
20149225  
20149226  
9
www.national.com  
Power Supply  
Rejection Ratio  
Equivalent Input Noise  
Voltage  
20149227  
20149228  
Open Loop Voltage Gain  
Output Impedance  
20149229  
20149230  
Inverter Settling Time  
20149231  
www.national.com  
10  
Pulse Response  
RL=2 kΩ, CL10 pF  
Small Signal Inverting  
Small Signal Non-Inverting  
20149240  
20149239  
Large Signal Inverting  
Large Signal Non-Inverting  
20149241  
20149242  
Current Limit (RL=100Ω)  
20149243  
11  
www.national.com  
The LF411QML will drive a 2 kΩ load resistance to ±10V over  
the full temperature range. If the amplifier is forced to drive  
heavier load currents, however, an increase in input offset  
voltage may occur on the negative voltage swing and finally  
reach an active current limit on both positive and negative  
swings.  
Application Hints  
The LF411QML series of internally trimmed JFET input op  
amps ( BI-FET II) provide very low input offset voltage and  
guaranteed input offset voltage drift. These JFETs have large  
reverse breakdown voltages from gate to source and drain  
eliminating the need for clamps across the inputs. Therefore,  
large differential input voltages can easily be accommodated  
without a large increase in input current. The maximum dif-  
ferential input voltage is independent of the supply voltages.  
However, neither of the input voltages should be allowed to  
exceed the negative supply as this will cause large currents  
to flow which can result in a destroyed unit.  
Precautions should be taken to ensure that the power supply  
for the integrated circuit never becomes reversed in polarity  
or that the unit is not inadvertently installed backwards in a  
socket as an unlimited current surge through the resulting  
forward diode within the IC could cause fusing of the internal  
conductors and result in a destroyed unit.  
As with most amplifiers, care should be taken with lead dress,  
component placement and supply decoupling in order to en-  
sure stability. For example, resistors from the output to an  
input should be placed with the body close to the input to  
minimize “pick-up” and maximize the frequency of the feed-  
back pole by minimizing the capacitance from the input to  
ground.  
Exceeding the negative common-mode limit on either input  
will force the output to a high state, potentially causing a re-  
versal of phase to the output. Exceeding the negative com-  
mon-mode limit on both inputs will force the amplifier output  
to a high state. In neither case does a latch occur since raising  
the input back within the common-mode range again puts the  
input stage and thus the amplifier in a normal operating mode.  
A feedback pole is created when the feedback around any  
amplifier is resistive. The parallel resistance and capacitance  
from the input of the device (usually the inverting input) to AC  
ground set the frequency of the pole. In many instances the  
frequency of this pole is much greater than the expected  
3 dB frequency of the closed loop gain and consequently  
there is negligible effect on stability margin. However, if the  
feedback pole is less than approximately 6 times the expected  
3 dB frequency, a lead capacitor should be placed from the  
output to the input of the op amp. The value of the added  
capacitor should be such that the RC time constant of this  
capacitor and the resistance it parallels is greater than or  
equal to the original feedback pole time constant.  
Exceeding the positive common-mode limit on a single input  
will not change the phase of the output; however, if both inputs  
exceed the limit, the output of the amplifier may be forced to  
a high state.  
The amplifier will operate with a common-mode input voltage  
equal to the positive supply; however, the gain bandwidth and  
slew rate may be decreased in this condition. When the neg-  
ative common-mode voltage swings to within 3V of the neg-  
ative supply, an increase in input offset voltage may occur.  
The LF411QML is biased by a zener reference which allows  
normal circuit operation on ±4.5V power supplies. Supply  
voltages less than these may result in lower gain bandwidth  
and slew rate.  
www.national.com  
12  
Typical Applications  
High Speed Current Booster  
20149209  
PNP=2N2905  
NPN=2N2219 unless noted  
TO-5 heat sinks for Q6-Q7  
13  
www.national.com  
10-Bit Linear DAC with No VOS Adjust  
20149232  
where AN=1 if the AN digital input is high  
AN=0 if the AN digital input is low  
Single Supply Analog Switch with Buffered Output  
20149233  
www.national.com  
14  
Revision History  
Date Released Revision  
Section  
Originator  
Changes  
10/11/05  
A
B
C
New Release to corporate format  
L. Lytle  
1 MDS data sheet was converted into the  
corporate data sheet format. MDS  
MNLF411M-X Rev 2A2 will be archived.  
05/07/07  
Features, Ordering Information Table, L. McGee  
LF411-MLS Electricals  
Added reference to Radiation and Radiation  
Electricals for LF411-MLS device. Revision A  
will be archived.  
06/30/11  
Features, Ordering Information Table, L. McGee &  
Added LF411MWGRLQMLV to Ordering Info  
LF411-MLS 50k Post Radiation  
Electricals, LF411MWGRLQMLV Post  
Radiation Electricals  
K.Kruckmeyer and modified Radiation Electricals to  
“Radiation” devices. Added 50k and 100k Post  
Radiation DC parameter tables. Revision B will  
be archived.  
15  
www.national.com  
Physical Dimensions inches (millimeters) unless otherwise noted  
Metal Can Package (H)  
NS Package Number H08C  
10 Lead Ceramic SOIC (WG))  
NS Package Number WG10A  
www.national.com  
16  
Notes  
17  
www.national.com  
Notes  
For more National Semiconductor product information and proven design tools, visit the following Web sites at:  
www.national.com  
Products  
www.national.com/amplifiers  
Design Support  
www.national.com/webench  
Amplifiers  
WEBENCH® Tools  
App Notes  
Audio  
www.national.com/audio  
www.national.com/timing  
www.national.com/adc  
www.national.com/interface  
www.national.com/lvds  
www.national.com/power  
www.national.com/appnotes  
www.national.com/refdesigns  
www.national.com/samples  
www.national.com/evalboards  
www.national.com/packaging  
www.national.com/quality/green  
www.national.com/contacts  
www.national.com/quality  
www.national.com/feedback  
www.national.com/easy  
Clock and Timing  
Data Converters  
Interface  
Reference Designs  
Samples  
Eval Boards  
LVDS  
Packaging  
Power Management  
Green Compliance  
Distributors  
Switching Regulators www.national.com/switchers  
LDOs  
www.national.com/ldo  
www.national.com/led  
www.national.com/vref  
www.national.com/powerwise  
Quality and Reliability  
Feedback/Support  
Design Made Easy  
Applications & Markets  
Mil/Aero  
LED Lighting  
Voltage References  
PowerWise® Solutions  
www.national.com/solutions  
www.national.com/milaero  
www.national.com/solarmagic  
www.national.com/training  
Serial Digital Interface (SDI) www.national.com/sdi  
Temperature Sensors  
PLL/VCO  
www.national.com/tempsensors SolarMagic™  
www.national.com/wireless  
PowerWise® Design  
University  
THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION  
(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY  
OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO  
SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,  
IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS  
DOCUMENT.  
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT  
NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL  
PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR  
APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND  
APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE  
NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.  
EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO  
LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE  
AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR  
PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY  
RIGHT.  
LIFE SUPPORT POLICY  
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR  
SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL  
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:  
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and  
whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected  
to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform  
can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.  
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other  
brand or product names may be trademarks or registered trademarks of their respective holders.  
Copyright© 2011 National Semiconductor Corporation  
For the most current product information visit us at www.national.com  
National Semiconductor  
Americas Technical  
Support Center  
National Semiconductor Europe  
Technical Support Center  
Email: europe.support@nsc.com  
National Semiconductor Asia  
Pacific Technical Support Center  
Email: ap.support@nsc.com  
National Semiconductor Japan  
Technical Support Center  
Email: jpn.feedback@nsc.com  
Email: support@nsc.com  
Tel: 1-800-272-9959  
www.national.com  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,  
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should  
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are  
sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TIs standard  
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where  
mandated by government requirements, testing of all parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,  
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information  
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a  
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual  
property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied  
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive  
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional  
restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all  
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not  
responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably  
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing  
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and  
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products  
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be  
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in  
such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at  
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are  
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated  
products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Audio  
Applications  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
www.ti.com/security  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
Medical  
Security  
Logic  
Space, Avionics and Defense www.ti.com/space-avionics-defense  
Transportation and Automotive www.ti.com/automotive  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
microcontroller.ti.com  
www.ti-rfid.com  
Video and Imaging  
www.ti.com/video  
OMAP Mobile Processors www.ti.com/omap  
Wireless Connectivity www.ti.com/wirelessconnectivity  
TI E2E Community Home Page  
e2e.ti.com  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated  

相关型号:

LF411P

JFET-INPUT OPERATIONAL AMPLIFIER
TI

LF411QML

LF411QML Low Offset, Low Drift JFET Input Operational Amplifier
TI

LF411QML-SP

航天级、单路、30V、3MHz、低失调电压运算放大器
TI

LF411XYZ

Low Offset, Low Drift JFET Input Operational Amplifier
NSC

LF411_11

LF411 Low Offset, Low Drift JFET Input Operational Amplifier
TI

LF412

Low Offset, Low Drift Dual JFET Input Operational Amplifier
NSC

LF412

LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier
TI

LF412 MD8

Military-grade, dual, 30-V, 4-MHz, FET-input operational amplifier | Y | 0 | -55 to 125
TI

LF412-MIL

Dual JFET-INPUT Operational Amplifier
TI

LF412-N

双路、44V、4MHz、高压摆率 (15V/µs)、输入接近 V+、JFET 输入运算放大器
TI

LF412883

LF412QML Low Offset, Low Drift Dual JFET Input Operational Amplifier
TI

LF412A

Dual Precision JFET Input Operational Amplifiers
Linear