ADC10D1500CIUT [TI]
10 位、双路 1.5GSPS 或单路 3.0GSPS 模数转换器 (ADC) | NXA | 292 | -40 to 85;
| 型号： | ADC10D1500CIUT |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 10 位、双路 1.5GSPS 或单路 3.0GSPS 模数转换器 (ADC) | NXA | 292 | -40 to 85 转换器 模数转换器 |
| 文件： | 总83页 (文件大小：2122K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
ADC10D1000/ADC10D1500 Low Power, 10-Bit, Dual 1.0/1.5 GSPS or Single 2.0/3.0 GSPS
ADC
Check for Samples: ADC10D1000, ADC10D1500
1
FEATURES
DESCRIPTION
The ADC10D1000/1500 is the latest advance in TI's
Ultra-High-Speed ADC family. This low-power, high-
performance CMOS analog-to-digital converter
digitizes signals at 10-bit resolution for dual channels
at sampling rates of up to 1.0/1.5 GSPS (Non-DES
Mode) or for a single channel up to 2.0/3.0 GSPS
(DES Mode). The ADC10D1000/1500 achieves
excellent accuracy and dynamic performance while
dissipating less than 2.8/3.6 Watts. The product is
packaged in a leaded or lead-free 292-ball thermally
enhanced BGA package over the rated industrial
temperature range of -40°C to +85°C.
2
•
Excellent Accuracy and Dynamic Performance
Pin Compatible with ADC12D1000/1600/1800
•
•
Low Power Consumption, Further Reduced at
Lower Fs
•
Internally Terminated, Buffered, Differential
Analog Inputs
•
•
R/W SPI Interface for Extended Control Mode
Dual-Edge Sampling Mode, in Which the I- and
Q-channels Sample One Input at Twice the
Sampling Clock Rate
•
•
Test Patterns at Output for System Debug
The ADC10D1000/1500 builds upon the features,
architecture and functionality of the 8-bit GHz family
of ADCs. An expanded feature set includes AutoSync
for multi-chip synchronization, 15-bit programmable
gain and 12-bit plus sign programmable offset
adjustment for each channel. The improved internal
track-and-hold amplifier and the extended self-
calibration scheme enable a very flat response of all
dynamic parameters beyond Nyquist, producing
9.1/9.0 Effective Number of Bits (ENOB) with a 100
MHz input signal and a 1.0/1.5 GHz sample rate
while providing a 10-18 Code Error Rate (CER)
Programmable 15-bit Gain and 12-bit Plus Sign
Offset
•
•
Programmable tAD Adjust Feature
1:1 Non-demuxed or 1:2 Demuxed LVDS
Outputs
•
•
•
AutoSync Feature for Multi-Chip Systems
Single 1.9V ± 0.1V Power Supply
292-Ball BGA Package (27mm x 27mm x
2.4mm with 1.27mm Ball-Pitch); No Heat Sink
Required
Dissipating
a typical 2.77/3.59 Watts in Non-
Demultiplex Mode at 1.0/1.5 GSPS from a single
1.9V supply, this device is specified to have no
missing codes over the full operating temperature
range.
APPLICATIONS
•
•
•
Wideband Communications
Data Acquisition Systems
Digital Oscilloscopes
Each channel has its own independent DDR Data
Clock, DCLKI and DCLKQ, which are in phase when
both channels are powered up, so that only one Data
Clock could be used to capture all data, which is sent
out at the same rate as the input sample clock. If the
1:2 Demux Mode is selected, a second 10-bit LVDS
bus becomes active for each channel, such that the
output data rate is sent out two times slower to relax
data-capture timing requirements. The part can also
be used as a single 2.0/3.0 GSPS ADC to sample
one of the I or Q inputs. The output formatting can be
programmed to be offset binary or two's complement
and the Low Voltage Differential Signaling (LVDS)
digital outputs are compatible with IEEE 1596.3-1996,
with the exception of an adjustable common mode
voltage between 0.8V and 1.2V to allow for power
reduction for well-controlled back planes.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2008–2013, Texas Instruments Incorporated
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Table 1. Key Specifications
(Non-Demux Non-DES Mode, Fs=1.0/1.5 GSPS, Fin = 100 MHz)
Resolution
10 Bits
Conversion Rate
Dual channels at 1.0/1.5 GSPS (typ)
Single channel at 2.0/3.0 GSPS (typ)
Code Error Rate
ENOB
10-18/10-18 (typ)
9.1/9.0 bits (typ)
57/56.8 dB (typ)
70/68 dBc (typ)
SNR
SFDR
Full Power Bandwidth
DNL
2.8/2.8 GHz (typ)
±0.25/±0.25 LSB (typ)
Power Consumption
Single Channel Enabled
Dual Channels Enabled
Power Down Mode
1.61/1.92 W (typ)
2.77/3.59 W (typ)
6/6 mW (typ)
Table 2. Ordering Information(1)(2)
Industrial Temperature Range (–40°C < TA < 85°C)
ADC10D1000/1500CIUT/NOPB
ADC10D1000/1500CIUT
Package
Lead-free 292-Ball BGA Thermally Enhanced Package
Leaded 292-Ball BGA Thermally Enhanced Package
Reference Board
ADC10D1000/1500RB
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
IBIS models are available at www.ti.com
2
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Block Diagram
10
VinI+
Rterm
VinI-
DI(9:0)
10
1:2
10-Bit
ADC
T/H
Demux
10
DId(9:0)
DCLKI
ORI
M
U
X
RCOut1
RCOut2
Clock
Management
and AutoSync
Output
Buffers
ORQ
DCLKQ
10
10
VinQ+
Rterm
DQ(9:0)
10
1:2
10-Bit
ADC
T/H
Demux
DQd(9:0)
VinQ-
CLK+
Rterm
Control/Status
and Other Logic
CLK-
RCLK+
Rterm
SPI
Control Pins
RCLK-
Figure 1. Simplified Block Diagram
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Connection Diagram
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
GND_
DR
GND_
DR
GND_
A
GND
Vbg
V_A
GND
SDO
ECEb
TPM
SDI
NDM
V_A
GND
V_E
GND_E RSV0+ V_DR DId1+
DId4+ V_DR DId7+
DId9+
DId9-
A
B
C
D
E
F
DR
CalRun V_A
GND GND_E V_E
RSV0- DId0+
DId1-
DId2+
DId2-
DId3+
DId3-
DId4-
DId5+
DId5-
DId6+
DId6-
V_DR
DId7-
DId8-
DId8+ RSV2+ RSV3+ RSV3-
B
C
D
E
F
Rtrim+ Vcmo Rext+ SCSb SCLK
V_A
CAL
NC
V_E
V_A
GND_E RSV1+ DId0-
RSV2- V_DR
DI0+
DI2+
DI3+
DI4-
DI6+
DI8+
DI9-
DI0-
DI2-
DI3-
GND_
DR
GND_
DR
DNC
Rtrim- Rext-
GND
GND
GND
DNC
V_A
RSV1- V_DR
V_DR
DI1+
DI1-
DI4+
DI5-
DI7-
DI9+
ORI-
GND_
DR
V_A Tdiode+ DNC
GND
GND_
DR
GND_
DR
V_A
V_TC
VinI+
VinI-
GND
Tdiode- DNC
_TC
GND
_TC
V_TC
V_TC
V_A
DI5+
DI7+
DI6-
DI8-
G
H
J
G
H
J
GND
_TC
V_TC
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
_TC
V_TC VbiasI
GND
V_DR
ORI+
V_DR
DCLK
_I+
DCLK
_I-
VbiasI V_TC
K
L
K
L
_TC
GND
_TC
DCLK DCLK
GND VbiasQ V_TC
GND
ORQ+ ORQ-
_Q+
_Q-
GND_
DQ9+
DR
GND_
DR
VinQ-
V_TC VbiasQ
DQ9-
M
N
P
R
T
M
N
P
R
T
_TC
GND
V_A
_TC
VinQ+ V_TC
DQ7+
DQ5+
V_DR
V_DR
DQ7-
DQ5-
DQ4+
DQ1-
DQ1+
DQ8+
DQ6+
DQ4-
DQ3+
DQ2+
DQ0+
DQ8-
DQ6-
V_DR
DQ3-
DQ2-
DQ0-
GND
V_TC
V_TC
V_TC
V_TC
V_TC
GND
_TC
GND
V_A
_TC
GND
V_A
GND
_TC
_TC
GND
CLK+
_TC
RCOut
_1-
GND_
DR
GND_
DR
PDI
GND
GND
DES
DNC
V_A
V_E
V_A
RSV7- V_DR DQd2-
DQd5- V_DR
V_DR
U
V
W
Y
U
V
W
Y
DCLK
CLK-
RCOut RCOut
_2+
GND_
DR
PDQ
CalDly
GND_E RSV7+ DQd0- DQd2+ DQd3- DQd5+ DQd6- DQd8- RSV4-
_RST+
_2-
DCLK
GND
DNC DDRPh RCLK-
RCOut
V_A
GND GND_E V_E
RSV6- DQd0+ DQd1- DQd3+ DQd4- DQd6+ DQd7- DQd8+ RSV4+ RSV5+ RSV5-
_RST-
GND_
DR
GND_
DR
GND_
DR
GND
1
V_A
2
FSR
RCLK+
V_A
6
GND
7
V_E
8
GND_E RSV6+ V_DR DQd1+
DQd4+ V_DR DQd7+
DQd9+ DQd9-
_1+
3
4
5
9
10
11
12
13
14
15
16
17
18
19
20
Figure 2. ADC10D1000/1500 Connection Diagram
NOTE
The center ground pins are for thermal dissipation and must be soldered to a
ground plane to ensure rated performance. See SUPPLY/GROUNDING, LAYOUT
AND THERMAL RECOMMENDATIONS for more information.
4
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Ball Descriptions and Equivalent Circuits
Table 3. Analog Front-End and Clock Balls
Ball No.
Name
Equivalent Circuit
Description
Differential signal I- and Q-inputs. In the Non-Dual
Edge Sampling (Non-DES) Mode, each I- and Q-
input is sampled and converted by its respective
channel with each positive transition of the CLK
input. In Non-ECM (Non-Extended Control Mode)
and DES Mode, both channels sample the I-input.
In Extended Control Mode (ECM), the Q-input
may optionally be selected for conversion in DES
Mode by the DEQ Bit (Addr: 0h, Bit 6).
V
A
50k
Each I- and Q-channel input has an internal
common mode bias that is disabled when DC-
coupled Mode is selected. Both inputs must be
either AC- or DC-coupled. The coupling mode is
selected by the VCMO Pin.
AGND
100
V
CMO
H1/J1
N1/M1
VinI+/-
VinQ+/-
Control from V
CMO
V
A
In Non-ECM, the full-scale range of these inputs is
determined by the FSR Pin; both I- and Q-
channels have the same full-scale input range. In
ECM, the full-scale input range of the I- and Q-
channel inputs may be independently set via the
Control Register (Addr: 3h and Addr: Bh). Note
that the high and low full-scale input range setting
in Non-ECM corresponds to the mid and minimum
full-scale input range in ECM.
50k
AGND
The input offset may also be adjusted in ECM.
V
A
Differential Converter Sampling Clock. In the Non-
DES Mode, the analog inputs are sampled on the
positive transitions of this clock signal. In the DES
Mode, the selected input is sampled on both
transitions of this clock. This clock must be AC-
coupled.
50k
50k
AGND
U2/V1
CLK+/-
100
V
BIAS
V
A
AGND
V
A
Differential DCLK Reset. A positive pulse on this
input is used to reset the DCLKI and DCLKQ
outputs of two or more ADC10D1000/1500s in
order to synchronize them with other
ADC10D1000/1500s in the system. DCLKI and
DCLKQ are always in phase with each other,
unless one channel is powered down, and do not
require a pulse from DCLK_RST to become
synchronized. The pulse applied here must meet
timing relationships with respect to the CLK input.
Although supported, this feature has been
superseded by AutoSync.
AGND
V2/W1
DCLK_RST+/-
100
V
A
AGND
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Table 3. Analog Front-End and Clock Balls (continued)
Ball No.
Name
Equivalent Circuit
Description
Common Mode Voltage Output or Signal Coupling
Select. If AC-coupled operation at the analog
inputs is desired, this pin should be held at logic-
low level. This pin is capable of sourcing/ sinking
up to 100 µA. For DC-coupled operation, this pin
should be left floating or terminated into high-
impedance. In DC-coupled Mode, this pin provides
an output voltage which is the optimal common-
mode voltage for the input signal and should be
used to set the common-mode voltage of the
driving buffer.
V
A
V
CMO
200k
8 pF
C2
VCMO
Enable AC
Coupling
GND
V
A
Bandgap Voltage Output or LVDS Common-mode
Voltage Select. This pin provides a buffered
version of the bandgap output voltage and is
capable of sourcing/sinking 100 uA and driving a
load of up to 80 pF. Alternately, this pin may be
used to select the LVDS digital output common-
mode voltage. If tied to logic-high, the 1.2V LVDS
common-mode voltage is selected; 0.8V is the
default.
B1
VBG
GND
V
A
External Reference Resistor terminals. A 3.3 kΩ
±0.1% resistor should be connected between
Rext+/-. The Rext resistor is used as a reference
to trim internal circuits which affect the linearity of
the converter; the value and precision of this
resistor should not be compromised.
C3/D3
Rext+/-
V
GND
V
A
Input Termination Trim Resistor terminals. A 3.3
kΩ ±0.1% resistor should be connected between
Rtrim+/-. The Rtrim resistor is used to establish
the calibrated 100Ω input impedance of VinI, VinQ
and CLK. These impedances may be fine tuned
by varying the value of the resistor by a
C1/D2
Rtrim+/-
V
corresponding percentage; however, the tuning
range and performance is not specified for such
an alternate value.
GND
V
A
Tdiode_P
Temperature Sensor Diode Positive (Anode) and
Negative (Cathode) Terminals. This set of pins is
used for die temperature measurements. It has
not been fully characterized.
GND
A
E2/F3
Tdiode+/-
V
Tdiode_N
GND
6
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Table 3. Analog Front-End and Clock Balls (continued)
Ball No.
Name
Equivalent Circuit
Description
V
A
Reference Clock Input. When the AutoSync
feature is active, and the ADC10D1000/1500 is in
Slave Mode, the internal divided clocks are
synchronized with respect to this input clock. The
delay on this clock may be adjusted when
synchronizing multiple ADCs. This feature is
available in ECM via Control Register (Addr: Eh).
50k
50k
AGND
Y4/W5
RCLK+/-
100
V
BIAS
V
A
AGND
V
A
Reference Clock Output 1 and 2. These signals
provide a reference clock at a rate of CLK/4, when
enabled, independently of whether the ADC is in
Master or Slave Mode. They are used to drive the
RCLK of another ADC10D1000/1500, to enable
automatic synchronization for multiple ADCs
(AutoSync feature). The impedance of each trace
from RCOut1 and RCOut2 to the RCLK of another
ADC10D1000/1500 should be 100Ω differential.
Having two clock outputs allows the auto-
100W
100W
Y5/U6
V6/V7
RCOut1+/-
RCOut2+/-
-
+
synchronization to propagate as a binary tree. Use
the DOC Bit (Addr: Eh, Bit 1) to enable/ disable
this feature; default is disabled.
A GND
Table 4. Control and Status Balls
Ball No.
Name
Equivalent Circuit
Description
Dual Edge Sampling (DES) Mode select. In the
Non-Extended Control Mode (Non-ECM), when
this input is set to logic-high, the DES Mode of
operation is selected, meaning that the VinI input
is sampled by both channels in a time-interleaved
manner. The VinQ input is ignored. When this
input is set to logic-low, the device is in Non-DES
Mode, i.e. the I- and Q-channels operate
V
A
V5
DES
independently. In the Extended Control Mode
(ECM), this input is ignored and DES Mode
selection is controlled through the Control Register
by the DES Bit (Addr: 0h, Bit 7); default is Non-
DES Mode operation.
GND
V
A
Calibration Delay select. By setting this input logic-
high or logic-low, the user can select the device to
wait a longer or shorter amount of time,
respectively, before the automatic power-on self-
calibration is initiated. This feature is pin-controlled
only and is always active during ECM and Non-
ECM.
V4
CalDly
GND
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Table 4. Control and Status Balls (continued)
Ball No.
Name
Equivalent Circuit
Description
Calibration cycle initiate. The user can command
the device to execute a self-calibration cycle by
holding this input high a minimum of tCAL_H after
having held it low a minimum of tCAL_L. If this input
is held high at the time of power-on, the automatic
power-on calibration cycle is inhibited until this
input is cycled low-then-high. This pin is active in
both ECM and Non-ECM. In ECM, this pin is
logically OR'd with the CAL Bit (Addr: 0h, Bit 15)
in the Control Register. Therefore, both pin and bit
must be set low and then either can be set high to
execute an on-command calibration.
V
A
D6
CAL
GND
V
A
Calibration Running indication. This output is
logic-high while the calibration sequence is
executing. This output is logic-low otherwise.
B5
CalRun
GND
V
V
V
A
Power Down I- and Q-channel. Setting either input
to logic-high powers down the respective I- or Q-
channel. Setting either input to logic-low brings the
respective I- or Q-channel to a operational state
after a finite time delay. This pin is active in both
ECM and Non-ECM. In ECM, each Pin is logically
OR'd with its respective Bit. Therefore, either this
pin or the PDI and PDQ Bit in the Control Register
can be used to power-down the I- and Q-channel
(Addr: 0h, Bit 11 and Bit 10), respectively.
50 kW
U3
V3
PDI
PDQ
GND
A
Test Pattern Mode select. With this input at logic-
high, the device continuously outputs a fixed,
repetitive test pattern at the digital outputs. In the
ECM, this input is ignored and the Test Pattern
Mode can only be activated through the Control
Register by the TPM Bit (Addr: 0h, Bit 12).
A4
TPM
GND
A
Non-Demuxed Mode select. Setting this input to
logic-high causes the digital output bus to be in
the 1:1 Non-Demuxed Mode. Setting this input to
logic-low causes the digital output bus to be in the
1:2 Demuxed Mode. This feature is pin-controlled
only and remains active during ECM and Non-
ECM.
A5
NDM
GND
8
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Table 4. Control and Status Balls (continued)
Ball No.
Name
Equivalent Circuit
Description
Full-Scale input Range select. In Non-ECM, when
this input is set to logic-low or logic-high, the full-
scale differential input range for both I- and Q-
channel inputs is set to the lower or higher FSR
value, respectively. In the ECM, this input is
ignored and the full-scale range of the I- and Q-
channel inputs is independently determined by the
setting of Addr: 3h and Addr: Bh, respectively.
Note that the high (lower) FSR value in Non-ECM
corresponds to the mid (min) available selection in
ECM; the FSR range in ECM is greater.
V
V
V
V
V
A
Y3
W4
B3
C4
C5
FSR
GND
DDR Phase select. This input, when logic-low,
selects the 0° Data-to-DCLK phase relationship.
When logic-high, it selects the 90° Data-to-DCLK
phase relationship, i.e. the DCLK transition
indicates the middle of the valid data outputs. This
pin only has an effect when the chip is in 1:2
Demuxed Mode, i.e. the NDM pin is set to logic-
low. In ECM, this input is ignored and the DDR
phase is selected through the Control Register by
the DPS Bit (Addr: 0h, Bit 14); the default is 0°
Mode.
A
DDRPh
GND
A
Extended Control Enable bar. Extended feature
control through the SPI interface is enabled when
this signal is asserted (logic-low). In this case,
most of the direct control pins have no effect.
When this signal is de-asserted (logic-high), the
SPI interface is disabled, all SPI registers are
reset to their default values, and all available
settings are controlled via the control pins.
50 kW
100 kW
100 kW
ECE
GND
A
Serial Chip Select bar. In ECM, when this signal is
asserted (logic-low), SCLK is used to clock in
serial data which is present on SDI and to source
serial data on SDO. When this signal is de-
asserted (logic-high), SDI is ignored and SDO is in
tri-stated.
SCS
GND
A
Serial Clock. In ECM, serial data is shifted into
and out of the device synchronously to this clock
signal. This clock may be disabled and held logic-
low, as long as timing specifications are not
violated when the clock is enabled or disabled.
SCLK
GND
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Table 4. Control and Status Balls (continued)
Ball No.
Name
Equivalent Circuit
Description
V
A
100 kW
Serial Data-In. In ECM, serial data is shifted into
the device on this pin while SCS signal is asserted
(logic-low).
B4
SDI
GND
V
A
Serial Data-Out. In ECM, serial data is shifted out
of the device on this pin while SCS signal is
asserted (logic-low). This output is tri-stated when
SCS is de-asserted.
A3
SDO
GND
Do Not Connect. These pins are used for internal
purposes and should not be connected, i.e. left
floating. Do not ground.
D1, D7, E3, F4,
W3, U7
DNC
NC
NONE
NONE
Not Connected. This pin is not bonded and may
be left floating or connected to any potential.
C7
Table 5. Power and Ground Balls
Ball No.
Name
Equivalent Circuit
Description
A2, A6, B6, C6,
D8, D9, E1, F1,
H4, N4, R1, T1,
U8, U9, W6, Y2,
Y6
Power Supply for the Analog circuitry. This supply
is tied to the ESD ring. Therefore, it must be
powered up before or with any other supply.
VA
NONE
G1, G3, G4, H2,
J3, K3, L3, M3,
N2, P1, P3, P4,
R3, R4
Power Supply for the Track-and-Hold and Clock
circuitry.
VTC
NONE
NONE
A11, A15, C18,
D11, D15, D17,
J17, J20, R17,
R20, T17, U11,
U15, U16, Y11,
Y15
VDR
Power Supply for the Output Drivers.
Power Supply for the Digital Encoder.
A8, B9, C8, V8,
W9, Y8
VE
NONE
NONE
Bias Voltage I-channel. This is an externally
decoupled bias voltage for the I-channel. Each pin
should individually be decoupled with a 100 nF
capacitor via a low resistance, low inductance
path to GND.
J4, K2
L2, M4
VbiasI
Bias Voltage Q-channel. This is an externally
decoupled bias voltage for the Q-channel. Each
pin should individually be decoupled with a 100 nF
capacitor via a low resistance, low inductance
path to GND.
VbiasQ
NONE
10
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Table 5. Power and Ground Balls (continued)
Ball No.
Name
Equivalent Circuit
Description
A1, A7, B2, B7,
D4, D5, E4, K1,
L1, T4, U4, U5,
W2, W7, Y1, Y7,
H8:N13
GND
NONE
Ground Return for the Analog circuitry.
F2, G2, H3, J2,
K4, L4, M2, N3,
P2, R2, T2, T3,
U1
Ground Return for the Track-and-Hold and Clock
circuitry.
GNDTC
NONE
A13, A17, A20,
D13, D16, E17,
F17, F20, M17,
M20, U13, U17,
V18, Y13, Y17,
Y20
GNDDR
GNDE
NONE
NONE
Ground Return for the Output Drivers.
Ground Return for the Digital Encoder.
A9, B8, C9, V9,
W8, Y9
Table 6. High-Speed Digital Outputs
Ball No.
Name
Equivalent Circuit
Description
VDR
Data Clock Output for the I- and Q-channel data
bus. These differential clock outputs are used to
latch the output data and, if used, should always
be terminated with a 100Ω differential resistor
placed as closely as possible to the differential
receiver. Delayed and non-delayed data outputs
are supplied synchronously to this signal. In 1:2
Demux Mode or Non-Demux Mode, this signal is
at ¼ or ½ the sampling clock rate, respectively.
DCLKI and DCLKQ are always in phase with each
other, unless one channel is powered down, and
do not require a pulse from DCLK_RST to
become synchronized.
-
+
-
K19/K20
L19/L20
DCLKI+/-
DCLKQ+/-
+
DR GND
VDR
Out-of-Range Output for the I- and Q-channel.
This differential output is asserted logic-high while
the over- or under-range condition exists, i.e. the
differential signal at each respective analog input
exceeds the full-scale value. Each OR result
refers to the current Data, with which it is clocked
out. If used, each of these outputs should always
be terminated with a 100Ω differential resistor
placed as closely as possible to the differential
receiver.
-
+
-
K17/K18
L17/L18
ORI+/-
ORQ+/-
+
DR GND
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Table 6. High-Speed Digital Outputs (continued)
Ball No.
Name
Equivalent Circuit
Description
J18/J19
H19/H20
H17/H18
G19/G20
G17/G18
F18/F19
E19/E20
D19/D20
D18/E18
C19/C20
·
M18/M19
N19/N20
N17/N18
P19/P20
P17/P18
R18/R19
T19/T20
U19/U20
U18/T18
V19/V20
DI9+/-
DI8+/-
DI7+/-
DI6+/-
DI5+/-
DI4+/-
DI3+/-
DI2+/-
DI1+/-
DI0+/-
·
DQ9+/-
DQ8+/-
DQ7+/-
DQ6+/-
DQ5+/-
DQ4+/-
DQ3+/-
DQ2+/-
DQ1+/-
DQ0+/-
VDR
I- and Q-channel Digital Data Outputs. In Non-
Demux Mode, this LVDS data is transmitted at the
sampling clock rate. In Demux Mode, these
outputs provide ½ the data at ½ the sampling
clock rate, synchronized with the delayed data, i.e.
the other ½ of the data which was sampled one
clock cycle earlier. Compared with the DId and
DQd outputs, these outputs represent the later
time samples. If used, each of these outputs
should always be terminated with a 100Ω
differential resistor placed as closely as possible
to the differential receiver.
-
+
-
+
DR GND
A18/A19
B17/C16
A16/B16
B15/C15
C14/D14
A14/B14
B13/C13
C12/D12
A12/B12
B11/C11
·
Y18/Y19
W17/V16
Y16/W16
W15/V15
V14/U14
Y14/W14
W13/V13
V12/U12
Y12/W12
W11/V11
DId9+/-
DId8+/-
DId7+/-
DId6+/-
DId5+/-
DId4+/-
DId3+/-
DId2+/-
DId1+/-
DId0+/-
·
DQd9+/-
DQd8+/-
DQd7+/-
DQd6+/-
DQd5+/-
DQd4+/-
DQd3+/-
DQd2+/-
DQd1+/-
DQd0+/-
VDR
Delayed I- and Q-channel Digital Data Outputs. In
Non-Demux Mode, these outputs are tri-stated. In
Demux Mode, these outputs provide ½ the data at
½ the sampling clock rate, synchronized with the
non-delayed data, i.e. the other ½ of the data
which was sampled one clock cycle later.
Compared with the DI and DQ outputs, these
outputs represent the earlier time samples. If
used, each of these outputs should always be
terminated with a 100Ω differential resistor placed
as closely as possible to the differential receiver.
-
+
-
+
DR GND
V10/U10
Y10/W10
W19/W20
W18/V17
B19/B20
B18/C17
C10/D10
A10/B10
RSV7+/-
RSV6+/-
RSV5+/-
RSV4+/-
RSV3+/-
RSV2+/-
RSV1+/-
RSV0+/-
Reserved. These pins are used for internal
purposes. They may be left unconnected and
floating or connected as recommended in
Terminating RSV Pins.
NONE
12
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Absolute Maximum Ratings
(1)(2)
See notes
Supply Voltage (VA, VTC, VDR, VE)
2.2V
Supply Difference
max(VA/TC/DR/E)-
min(VA/TC/DR/E
)
0V to 100 mV
Voltage on Any Input Pin
(except VIN+/-)
−0.15V to
(VA + 0.15V)
VIN+/- Voltage Range
Ground Difference
-0.15V to 2.5V
max(GNDTC/DR/E
-min(GNDTC/DR/E
)
)
0V to 100 mV
±50 mA
3.7 W
(3)
Input Current at Any Pin
(3)
(3)
ADC10D1000 Package Power Dissipation at TA ≤ 85°C
ADC10D1500 Package Power Dissipation at TA ≤ 70°C
4.4 W
(4)
ESD Susceptibility
Human Body Model
Charged Device Model
Machine Model
2500V
750V
250V
Storage Temperature
−65°C to +150°C
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no assurance of operation at the
Absolute Maximum Ratings. For specifications and test conditions, see the Electrical Characteristics. The specifications apply only for
the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test
conditions.
(2) All voltages are measured with respect to GND = GNDTC = GNDDR = GNDE = 0V, unless otherwise specified.
(3) When the input voltage at any pin exceeds the power supply limits, i.e. less than GND or greater than VA, the current at that pin should
be limited to 50 mA. In addition, over-voltage at a pin must adhere to the maximum voltage limits. Simultaneous over-voltage at multiple
pins requires adherence to the maximum package power dissipation limits. These dissipation limits are calculated using JEDEC
JESD51-7 thermal model. Higher dissipation may be possible based on specific customer thermal situation and specified package
thermal resistances from junction to case.
(4) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω.
Charged device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated
assembler) then rapidly being discharged.
Operating Ratings
(1)(2)
See notes
Ambient Temperature Range
ADC10D1000
−40°C ≤ TA ≤ +85°C
−40°C ≤ TA ≤ +70°C
−40°C ≤ TA ≤ +85°C
TJ ≤ +138°C
ADC10D1500 (Standard JEDEC thermal model)
ADC10D1500 (Enhanced thermal model/heatsink)
Junction Temperature Range
Supply Voltage (VA, VTC, VE)
+1.8V to +2.0V
Driver Supply Voltage (VDR
)
+1.8V to VA
VIN+/- Voltage Range (Maintaining Common Mode)
0V to 2.15V
(100% duty cycle)
0V to 2.5V
(10% duty cycle)
Ground Difference
max(GNDTC/DR/E
-min(GNDTC/DR/E
)
)
0V
0V to VA
CLK+/- Voltage Range
Differential CLK Amplitude
Common Mode Input Voltage
0.4VP-P to 2.0VP-P
VCMO - 150mV < VCMI < VCMO +150mV
(1) Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For specifications
and test conditions, see the Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance
characteristics may degrade when the device is not operated under the listed test conditions.
(2) All voltages are measured with respect to GND = GNDTC = GNDDR = GNDE = 0V, unless otherwise specified.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Package Thermal Resistance
Package
θJA
θJC1
θJC2
2.5°C/W
292-Ball BGA Thermally Enhanced Package
16°C/W
2.9°C/W
Converter Electrical Characteristics – Static Converter Characteristics
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
(1) (2) (3) (4)
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted.
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
Typ
Lim
10
Typ
Lim
10
Resolution with No Missing Codes
bits
INL
Integral Non-Linearity
(Best fit)
1 MHz DC-coupled over-ranged
sine wave
±0.65
±0.25
±1.4
±0.5
±0.65
±0.25
±1.4
LSB (max)
DNL
Differential Non-Linearity
1 MHz DC-coupled over-ranged
sine wave
±0.55 LSB (max)
VOFF
Offset Error
-2
-2
LSB
mV
VOFF_ADJ
PFSE
Input Offset Adjustment Range
Positive Full-Scale Error
Negative Full-Scale Error
Extended Control Mode
(5)
±45
±45
±25
±25
1023
0
±25
±25
1023
0
mV (max)
mV (max)
(5)
NFSE
(6)
Out-of-Range Output Code
(VIN+) − (VIN−) > + Full Scale
(VIN+) − (VIN−) < − Full Scale
(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may
damage this device.
V
A
TO INTERNAL
CIRCUITRY
I / O
GND
(2) To specify accuracy, it is required that VA, VTC, VE and VDR be well-bypassed. Each supply pin must be decoupled with separate bypass
capacitors.
(3) Typical figures are at TA = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and
specified by design and characterization up to 1.5 GHz for the ADC10D1500.
(5) Calculation of Full-Scale Error for this device assumes that the actual reference voltage is exactly its nominal value. Full-Scale Error for
this device, therefore, is a combination of Full-Scale Error and Reference Voltage Error. See Figure 4. For relationship between Gain
Error and Full-Scale Error, see Specification Definitions for Gain Error.
(6) This parameter is specified by design and is not tested in production.
14
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Converter Electrical Characteristics – Dynamic Converter Characteristics
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
(1) (2) (3) (4)
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted.
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
FPBW
Parameter
Conditions
Non-DES Mode
Typ
2.8
Lim
Typ
2.8
Lim
Full Power Bandwidth
GHz
GHz
DES Mode
DESIQ Mode
D.C. to Fs/2
D.C. to Fs
1.25
1.75
±0.35
±0.5
1.25
1.75
±0.4
±1.2
GHz
Gain Flatness
dBFS
dBFS
CER
NPR
Code Error Rate
Error/Sam
ple
10-18
10-18
Noise Power Ratio
fc,notch = 325 MHz,
Notch width = 5%
48
48
dB
1:2 Demux Non-DES Mode
ENOB
SINAD
SNR
Effective Number of Bits
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
9.1
9.1
9.0
8.9
8.8
bits
bits (min)
bits (min)
bits (min)
bits
8.3
8.3
7.8
48.4
50
9.0
8.8
Signal-to-Noise Plus Distortion
Ratio
56.5
56.5
56.1
55.6
54.9
dB
52
52
dB (min)
dB (min)
dB (min)
dB
56
54.5
56.8
56.4
56.4
Signal-to-Noise Ratio
57
57
dB
52.7
52.7
dB (min)
dB (min)
dB (min)
dB
56.5
55
(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may
damage this device.
V
A
TO INTERNAL
CIRCUITRY
I / O
GND
(2) To specify accuracy, it is required that VA, VTC, VE and VDR be well-bypassed. Each supply pin must be decoupled with separate bypass
capacitors.
(3) Typical figures are at TA = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and
specified by design and characterization up to 1.5 GHz for the ADC10D1500.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Converter Electrical Characteristics – Dynamic Converter Characteristics (continued)
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted. (1) (2) (3) (4)
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
THD
Parameter
Conditions
Typ
-67
-69
Lim
-60
-60
Typ
-65
-63
-60
Lim
Total Harmonic Distortion
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
dB
dB (max)
dB (max)
dB (max)
dB
-53.6
-66
-63
-76
-71
-71
2nd Harm
3rd Harm
SFDR
Second Harmonic Distortion
Third Harmonic Distortion
-76
-71
dBc
dBc
dBc
-71
dBc
-70
-68
-72
-63
dBc
-70
-70
dBc
dBc
dBc
-69
dBc
-65
68
68
63
dBc
Spurious-Free Dynamic Range
70
66
dBc
57.9
57.9
dBc (min)
dBc (min)
dBc (min)
dBc
54
66
65
Non-Demux Non-DES Mode(4)
ENOB
SINAD
SNR
Effective Number of Bits
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
9.1
9.1
9.1
9.1
8.8
9.0
bits
bits (min)
bits (min)
bits (min)
bits
8.4
8.3
7.8
48.4
50
9.0
Signal-to-Noise Plus Distortion
Ratio
56.6
56.5
56.5
56.5
54.5
56
dB
52.6
52.0
dB (min)
dB (min)
dB (min)
dB
56
Signal-to-Noise Ratio
57
57
57
57
dB
53.5
52.7
dB (min)
dB (min)
dB (min)
dB
55.5
56.5
56.5
THD
Total Harmonic Distortion
-67
-66
-67
-66
−60
-66
dB
-60
-60
dB (max)
dB (max)
dB (max)
dB
−53.6
-66
16
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Converter Electrical Characteristics – Dynamic Converter Characteristics (continued)
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted. (1) (2) (3) (4)
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
Typ
-85
-71
Lim
Typ
-85
-71
Lim
2nd Harm
Second Harmonic Distortion
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
dBc
dBc
dBc
-71
-71
dBc
dBc
3rd Harm
Third Harmonic Distortion
-68
-70
-68
-70
dBc
dBc
dBc
-70
-70
dBc
dBc
SFDR
Spurious-Free Dynamic Range
68
66
68
66
63
66
dBc
59
dBc (min)
dBc (min)
dBc (min)
dBc
54
66
57.9
DES Mode (Demux and Non-Demux Modes, Q-input only)
ENOB
SINAD
SNR
Effective Number of Bits
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
8.6
8.5
8.9
8.7
8.5
bits
bits
bits
bits
bits
dB
8.4
8.3
Signal-to-Noise Plus Distortion
Ratio
53.6
52.9
55.5
53.9
52.7
dB
dB
52.3
dB
51.7
55.9
54.6
53.8
dB
Signal-to-Noise Ratio
53.8
53.3
dB
dB
dB
52.7
dB
52.1
-66
-62
-59
dB
THD
Total Harmonic Distortion
Second Harmonic Distortion
-67
-64
dB
dB
dB
-63
dB
-62
-80
-66
-64
dB
2nd Harm
-77
-66
dBc
dBc
dBc
dBc
dBc
-66
-70
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Converter Electrical Characteristics – Dynamic Converter Characteristics (continued)
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted. (1) (2) (3) (4)
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
3rd Harm
Parameter
Conditions
Typ
-69
-65
Lim
Typ
-67
-70
-62
Lim
Third Harmonic Distortion
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
AIN = 100 MHz @ -0.5 dBFS
AIN = 248 MHz @ -0.5 dBFS
AIN = 373 MHz @ -0.5 dBFS
AIN = 498 MHz @ -0.5 dBFS
AIN = 748 MHz @ -0.5 dBFS
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
-63
-62
67
62
60
SFDR
Spurious-Free Dynamic Range
59.3
58.9
57.4
59
18
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Converter Electrical Characteristics – Analog Input/Output and Reference Characteristics
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
(1) (2) (3) (4)
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted.
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
Typ
Lim
Typ
Lim
Analog Inputs
VIN_FSR
Analog Differential Input Full Scale Non-Extended Control Mode
Range
FSR Pin Low
mVP-P
(min)
540
660
720
860
540
660
720
860
600
790
600
790
mVP-P
(max)
FSR Pin High
mVP-P
(min)
mVP-P
(max)
Extended Control Mode
FM(14:0) = 0000h
600
790
980
0.02
1.6
600
790
980
0.02
1.6
mVP-P
mVP-P
mVP-P
pF
FM(14:0) = 4000h (default)
FM(14:0) = 7FFFh
CIN
Analog Input Capacitance,
Non-DES Mode
Differential
(5)
Each input pin to ground
Differential
pF
Analog Input Capacitance,
0.08
2.2
0.08
2.2
pF
(5)
DES Mode
Each input pin to ground
pF
RIN
Differential Input Resistance
96
93
Ω (min)
Ω (max)
100
100
104
107
Common Mode Output
VCMO
Common Mode Output Voltage
ICMO = ±100 µA
ICMO = ±100 µA
1.15
1.35
1.15
1.35
V (min)
V (max)
1.25
1.25
TC_VCMO
VCMO_LVL
CL_VCMO
Common Mode Output Voltage
Temperature Coefficient
38
38
ppm/°C
VCMO input threshold to set
DC-coupling Mode
0.63
0.63
V
(5)
Maximum VCMO Load Capacitance
80
80
pF
(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may
damage this device.
V
A
TO INTERNAL
CIRCUITRY
I / O
GND
(2) To specify accuracy, it is required that VA, VTC, VE and VDR be well-bypassed. Each supply pin must be decoupled with separate bypass
capacitors.
(3) Typical figures are at TA = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and
specified by design and characterization up to 1.5 GHz for the ADC10D1500.
(5) This parameter is specified by design and is not tested in production.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Converter Electrical Characteristics – Analog Input/Output and Reference
Characteristics (continued)
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted. (1) (2) (3) (4)
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
Typ
Lim
Typ
Lim
Bandgap Reference
VBG
Bandgap Reference Output
Voltage
IBG = ±100 µA
1.15
1.35
1.15
1.35
V (min)
V (max)
1.25
32
1.25
32
TC_VBG
CL_VBG
Bandgap Reference Voltage
Temperature Coefficient
IBG = ±100 µA
ppm/°C
pF
(5)
Maximum Bandgap Reference
load Capacitance
80
80
20
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Converter Electrical Characteristics – I-Channel to Q-Channel Characteristics
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
(1) (2) (3) (4)
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted.
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Offset Match
Conditions
Typ
Lim
Typ
Lim
2
2
LSB
LSB
Positive Full-Scale Match
Zero offset selected in
Control Register
2
2
Negative Full-Scale Match
Zero offset selected in
Control Register
2
2
LSB
Degree
dB
Phase Matching (I, Q)
fIN = 1.0 GHz
< 1
−70
< 1
−70
X-TALK
Crosstalk from I-channel
(Aggressor) to Q-channel (Victim) Victim = 100 MHz F.S.
Aggressor = 867 MHz F.S.
Crosstalk from Q-channel
(Aggressor) to I-channel (Victim)
Aggressor = 867 MHz F.S.
Victim = 100 MHz F.S.
−70
−70
dB
(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may
damage this device.
V
A
TO INTERNAL
CIRCUITRY
I / O
GND
(2) To specify accuracy, it is required that VA, VTC, VE and VDR be well-bypassed. Each supply pin must be decoupled with separate bypass
capacitors.
(3) Typical figures are at TA = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and
specified by design and characterization up to 1.5 GHz for the ADC10D1500.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Converter Electrical Characteristics – Sampling Clock Characteristics
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
(1) (2) (3) (4)
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted.
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
VIN_CLK
Parameter
Conditions
Sine Wave Clock
Typ
Lim
0.4
2.0
0.4
2.0
Typ
Lim
0.4
2.0
0.4
2.0
Differential Sampling Clock Input
VP-P (min)
VP-P (max)
VP-P (min)
VP-P (max)
pF
(5)
0.6
0.6
Level
Differential Peak-to-Peak
Square Wave Clock
Differential Peak-to-Peak
0.6
0.6
CIN_CLK
Sampling Clock Input Capacitance Differential
0.1
1
0.1
1
(6)
Each input to ground
pF
RIN_CLK
Sampling Clock Differential Input
Resistance
100
100
Ω
(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may
damage this device.
V
A
TO INTERNAL
CIRCUITRY
I / O
GND
(2) To specify accuracy, it is required that VA, VTC, VE and VDR be well-bypassed. Each supply pin must be decoupled with separate bypass
capacitors.
(3) Typical figures are at TA = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and
specified by design and characterization up to 1.5 GHz for the ADC10D1500.
(5) This parameter is specified by design and/or characterization and is not tested in production.
(6) This parameter is specified by design and is not tested in production.
22
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Converter Electrical Characteristics – Digital Control and Output Pin Characteristics
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
(1) (2) (3) (4)
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted.
_
ADC10D1000
Typ Lim
Digital Control Pins (DES, CalDly, CAL, PDI, PDQ, TPM, NDM, FSR, DDRPh, ECE, SCLK, SDI, SCS)
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
Typ
Lim
VIH
VIL
IIH
Logic High Input Voltage
Logic Low Input Voltage
0.7×VA
0.3×VA
0.7×VA
0.3×VA
V (min)
V (max)
Input Leakage Current;
VIN = VA
0.02
0.02
μA
μA
IIL
Input Leakage Current;
VIN = GND
FSR, CalDly, CAL, NDM, TPM,
DDRPh, DES
-0.02
-0.02
SCS, SCLK, SDI
PDI, PDQ, ECE
-17
-38
-17
-38
μA
μA
CIN_DIG
Digital Control Pin Input
Measured from each control pin to
GND
Capacitance
1.5
1.5
pF
(5)
Digital Output Pins (Data, DCLKI, DCLKQ, ORI, ORQ)
VOD
LVDS Differential Output Voltage
VBG = Floating, OVS = High
mVP-P
(min)
375
750
260
560
375
750
260
560
560
400
560
400
mVP-P
(max)
VBG = Floating, OVS = Low
mVP-P
(min)
mVP-P
(max)
VBG = VA, OVS = High
VBG = VA, OVS = Low
600
440
600
440
mVP-P
mVP-P
ΔVO DIFF
Change in LVDS Output Swing
Between Logic Levels
±1
±1
mV
VOS
Output Offset Voltage
VBG = Floating
VBG = VA
0.8
1.2
0.8
1.2
V
V
ΔVOS
Output Offset Voltage Change
Between Logic Levels
±1
±1
mV
(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may
damage this device.
V
A
TO INTERNAL
CIRCUITRY
I / O
GND
(2) To specify accuracy, it is required that VA, VTC, VE and VDR be well-bypassed. Each supply pin must be decoupled with separate bypass
capacitors.
(3) Typical figures are at TA = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and
specified by design and characterization up to 1.5 GHz for the ADC10D1500.
(5) This parameter is specified by design and is not tested in production.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Converter Electrical Characteristics – Digital Control and Output Pin
Characteristics (continued)
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted. (1) (2) (3) (4)
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
VBG = Floating;
Typ
Lim
Typ
Lim
IOS
ZO
Output Short Circuit Current
±4
±4
mA
Ω
D+ and D− connected to 0.8V
Differential Output Impedance
Logic High Output Level
100
1.65
100
1.65
VOH
CalRun, SDO
IOH = −400 µA
1.5
0.3
1.5
0.3
V
(6)
VOL
Logic Low Output Level
CalRun, SDO
IOL = 400 µA
0.15
0.15
V
(6)
Differential DCLK Reset Pins (DCLK_RST)
VCMI_DRST
VID_DRST
RIN_DRST
DCLK_RST Common Mode Input
Voltage
1.25±0.
15
1.25±0.
15
V
VP-P
Ω
Differential DCLK_RST Input
Voltage
VIN_CLK
100
VIN_CLK
100
(5)
Differential DCLK_RST Input
Resistance
(6) This parameter is specified by design and/or characterization and is not tested in production.
24
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Converter Electrical Characteristics – Power Supply Characteristics
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
(1) (2) (3) (4)
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted.
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
1:2 Demux Mode
Typ
Lim
Typ
Lim
IA
Analog Supply Current
PDI = PDQ = Low
895
510
510
2
985
1170
645
645
2
mA (max)
mA
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
mA
mA
(4)
Non-Demux Mode
PDI = PDQ = Low
895
510
510
2
985
400
400
1095
600
600
2
mA (max)
mA
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
mA
mA
ITC
Track-and-Hold and Clock Supply 1:2 Demux Mode
Current
PDI = PDQ = Low
360
220
220
1
425
260
260
1.5
mA (max)
mA
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
mA
mA
(4)
Non-Demux Mode
PDI = PDQ = Low
360
220
220
1
370
225
225
1.5
mA (max)
mA
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
mA
mA
(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may
damage this device.
V
A
TO INTERNAL
CIRCUITRY
I / O
GND
(2) To specify accuracy, it is required that VA, VTC, VE and VDR be well-bypassed. Each supply pin must be decoupled with separate bypass
capacitors.
(3) Typical figures are at TA = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and
specified by design and characterization up to 1.5 GHz for the ADC10D1500.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Converter Electrical Characteristics – Power Supply Characteristics (continued)
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted. (1) (2) (3) (4)
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
1:2 Demux Mode
Typ
Lim
Typ
Lim
IDR
Output Driver Supply Current
PDI = PDQ = Low
210
115
115
10
260
220
120
120
15
mA (max)
mA
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
mA
µA
(4)
Non-Demux Mode
PDI = PDQ = Low
135
80
170
100
100
125
75
mA (max)
mA
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
80
75
mA
10
15
µA
IE
Digital Encoder Supply Current
1:2 Demux Mode
PDI = PDQ = Low
60
35
35
10
100
50
mA (max)
mA
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
50
mA
70
µA
(4)
Non-Demux Mode
PDI = PDQ = Low
68
40
40
10
65
40
40
70
mA (max)
mA
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
mA
µA
ITOTAL
PC
Total Supply Current
Power Consumption
1:2 Demux Mode
PDI = PDQ = Low
1525
1745
3.31
1915
2092
3.98
mA (max)
1:2 Demux Mode
PDI = PDQ = Low
2.90
1.66
1.66
6
3.64
2.00
2.00
7
W (max)
W
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
W
mW
(4)
Non-Demux Mode
PDI = PDQ = Low
2.77
1.61
1.61
6
3.14
3.14
1.68
1.68
7
W (max)
W
PDI = Low; PDQ = High
PDI = High; PDQ = Low
PDI = PDQ = High
W
mW
26
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Converter Electrical Characteristics – AC Electrical Characteristics
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
(1) (2) (3) (4)
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted.
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
Typ
Lim
Typ
Lim
Sampling Clock (CLK)
fCLK (max)
Maximum Sampling Clock
Frequency
1.0
1.5
GHz (min)
fCLK (min)
Minimum Sampling Clock
Frequency
Non-DES Mode
DES Mode
CLK(min) ≤ fCLK ≤ fCLK(max)
200
250
200
250
MHz
MHz
Sampling Clock Duty Cycle
f
20
80
20
80
% (min)
% (max)
ps (min)
ps (min)
(5)
50
50
(6)
tCL
Sampling Clock Low Time
Sampling Clock High Time
500
500
200
200
333
333
133
133
(6)
(6)
tCH
Data Clock (DCLKI, DCLKQ)
DCLK Duty Cycle
45
55
45
55
% (min)
% (max)
ps
50
50
(5)
(5)
(6)
tSR
Setup Time DCLK_RST±
45
45
45
45
tHR
Hold Time DCLK_RST±
Pulse Width DCLK_RST±
ps
tPWR
Sampling
Clock
Cycles
(min)
5
5
(6)
tSYNC_DLY
DCLK Synchronization Delay
90° Mode
4
5
4
5
Sampling
Clock
Cycles
(6)
0° Mode
tLHT
tHLT
Differential Low-to-High Transition 10%-to-90%, CL = 2.5 pF
Time
220
220
220
220
ps
ps
Differential High-to-Low Transition 10%-to-90%, CL = 2.5 pF
Time
(6)
tSU
tH
Data-to-DCLK Setup Time
DCLK-to-Data Hold Time
90° Mode
90° Mode
850
850
545
570
ps
ps
(6)
(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may
damage this device.
V
A
TO INTERNAL
CIRCUITRY
I / O
GND
(2) To specify accuracy, it is required that VA, VTC, VE and VDR be well-bypassed. Each supply pin must be decoupled with separate bypass
capacitors.
(3) Typical figures are at TA = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing
Quality Level).
(4) The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and
specified by design and characterization up to 1.5 GHz for the ADC10D1500.
(5) This parameter is specified by design and/or characterization and is not tested in production.
(6) This parameter is specified by design and is not tested in production.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Converter Electrical Characteristics – AC Electrical Characteristics (continued)
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted. (1) (2) (3) (4)
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
tOSK
Parameter
Conditions
Typ
Lim
Typ
Lim
DCLK-to-Data Output Skew
50% of DCLK transition to 50% of
±50
±50
ps (max)
(6)
Data transition
Data Input-to-Output
tAD
Aperture Delay
Sampling CLK+ Rise to
Acquisition of Data
1.1
0.2
2.4
1.1
0.2
2.4
ns
ps (rms)
ns
tAJ
Aperture Jitter
tOD
Sampling Clock-to Data Output
Delay (in addition to Latency)
50% of Sampling Clock transition
to 50% of Data transition
tLAT
Latency in 1:2 Demux Non-DES
Mode
DI, DQ Outputs
34
35
34
35
(6)
DId, DQd Outputs
Latency in 1:4 Demux DES Mode DI Outputs
34
34
(6)
DQ Outputs
DId Outputs
34.5
35
34.5
35
Sampling
Clock
Cycles
DQd Outputs
35.5
34
35.5
34
Latency in Non-Demux Non-DES DI Outputs
(6)
Mode
DQ Outputs
34
34
Latency in Non-Demux DES Mode DI Outputs
34
34
(6)
DQ Outputs
34.5
34.5
tORR
Over Range Recovery Time
Differential VIN step from ±1.2V to
0V to accurate conversion
Sampling
Clock
1
1
Cycle
(6)
tWU
Wake-Up Time (PDI/PDQ low to
Rated Accuracy Conversion)
Non-DES Mode
500
1
500
1
ns
µs
(6)
DES Mode
Serial Port Interface
(6)
fSCLK
Serial Clock Frequency
15
15
MHz
Serial Clock Low Time
Serial Clock High Time
30
30
30
30
ns (min)
ns (min)
(6)
(7)
tSSU
tSH
Serial Data-to-Serial Clock Rising
Setup Time
2.5
1
2.5
1
ns (min)
ns (min)
ns
Serial Data-to-Serial Clock Rising
Hold Time
tSCS
tHCS
tBSU
SCS-to-Serial Clock Rising Setup
Time
2.5
2.5
SCS-to-Serial Clock Falling Hold
Time
1.5
10
1.5
10
ns
ns
Bus turn-around time
(7) This parameter is specified by design and is not tested in production.
28
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Converter Electrical Characteristics – AC Electrical Characteristics (continued)
The following specifications apply after calibration for VA = VDR = VTC = VE = +1.9V; I- and Q-channels, AC-coupled, unused
channel terminated to AC ground, FSR Pin = High; CL = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, fCLK
1.0/1.5 GHz at 0.5 VP-P with 50% duty cycle (as specified); VBG = Floating; Non-Extended Control Mode; Rext = Rtrim =
=
3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer
on. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted. (1) (2) (3) (4)
_
ADC10D1000
ADC10D1500
Units
(Limits)
Symbol
Parameter
Conditions
Typ
Lim
Typ
Lim
Calibration
tCAL
Calibration Cycle Time
Non-ECM
2.4·107
2.3·107
2.4·107
2.3·107
Sampling
Clock
Cycles
ECM CSS = 0b
ECM; CSS = 1b
CMS(1:0) = 00b
CMS(1:0) = 01b
0.8·107
1.5·107
2.4·107
0.8·107
1.5·107
2.4·107
Sampling
Clock
Cycles
CMS(1:0) = 10b (ECM default)
(8)
tCAL_L
CAL Pin Low Time
Clock
Cycles
(min)
1280
1280
1280
1280
(8)
tCAL_H
CAL Pin High Time
Clock
Cycles
(min)
Calibration delay determined by
CalDly Pin
CalDly = Low
CalDly = High
224
230
224
230
Clock
Cycles
(max)
(8)
tCalDly
(8) This parameter is specified by design and is not tested in production.
Specification Definitions
APERTURE (SAMPLING) DELAY is the amount of delay, measured from the sampling edge of the CLK input,
after which the signal present at the input pin is sampled inside the device.
APERTURE JITTER (tAJ) is the variation in aperture delay from sample-to-sample. Aperture jitter can be
effectively considered as noise at the input.
CODE ERROR RATE (CER) is the probability of error and is defined as the probable number of word errors on
the ADC output per unit of time divided by the number of words seen in that amount of time. A CER of 10-18
corresponds to a statistical error in one word about every 31.7 years.
CLOCK DUTY CYCLE is the ratio of the time that the clock waveform is at a logic high to the total time of one
clock period.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1
LSB. It is measured at the relevant sample rate, fCLK, with fIN = 1MHz sine wave.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise
and Distortion Ratio, or SINAD. ENOB is defined as (SINAD − 1.76) / 6.02 and states that the converter is
equivalent to a perfect ADC of this many (ENOB) number of bits.
FULL POWER BANDWIDTH (FPBW) is a measure of the frequency at which the reconstructed output
fundamental drops to 3 dB below its low frequency value for a full-scale input.
GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Offset and
Full-Scale Errors. The Positive Gain Error is the Offset Error minus the Positive Full-Scale Error. The Negative
Gain Error is the Negative Full-Scale Error minus the Offset Error. The Gain Error is the Negative Full-Scale
Error minus the Positive Full-Scale Error; it is also equal to the Positive Gain Error plus the Negative Gain Error.
INTEGRAL NON-LINEARITY (INL) is a measure of worst case deviation of the ADC transfer function from an
ideal straight line drawn through the ADC transfer function. The deviation of any given code from this straight line
is measured from the center of that code value step. The best fit method is used.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is
VFS / 2N
(1)
where VFS is the differential full-scale amplitude VIN_FSR as set by the FSR input and "N" is the ADC resolution in
bits, which is 10 for the ADC10D1000/1500.
LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS) DIFFERENTIAL OUTPUT VOLTAGE (VID and VOD) is
two times the absolute value of the difference between the VD+ and VD- signals; each signal measured with
respect to Ground. VOD peak is VOD,P= (VD+ - VD-) and VOD peak-to-peak is VOD,P-P= 2*(VD+ - VD-); for this
product, the VOD is measured peak-to-peak.
V +
D
V -
D
½×V
OD
V +
D
V
OS
V -
D
GND
½×V = | V + - V - |
OD
D
D
Figure 3. LVDS Output Signal Levels
LVDS OUTPUT OFFSET VOLTAGE (VOS) is the midpoint between the D+ and D- pins output voltage with
respect to ground; i.e., [(VD+) +( VD-)]/2. See Figure 3.
MISSING CODES are those output codes that are skipped and will never appear at the ADC outputs. These
codes cannot be reached with any input value.
MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.
NEGATIVE FULL-SCALE ERROR (NFSE) is a measure of how far the first code transition is from the ideal 1/2
LSB above a differential −VIN/2 with the FSR pin low. For the ADC10D1000/1500 the reference voltage is
assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.
NOISE POWER RATIO (NPR) is the ratio of the sum of the power inside the notched bins to the sum of the
power in an equal number of bins outside the notch, expressed in dB. NPR is similar to, but more complete than
intermodulation distortion measurements.
OFFSET ERROR (VOFF) is a measure of how far the mid-scale point is from the ideal zero voltage differential
input.
Offset Error = Actual Input causing average of 8k samples to result in an average code of 511.5.
OUTPUT DELAY (tOD) is the time delay (in addition to Latency) after the rising edge of CLK+ before the data
update is present at the output pins.
OVER-RANGE RECOVERY TIME is the time required after the differential input voltages goes from ±1.2V to 0V
for the converter to recover and make a conversion with its rated accuracy.
PIPELINE DELAY (LATENCY) is the number of input clock cycles between initiation of conversion and when
that data is presented to the output driver stage. The data lags the conversion by the Latency plus the tOD
.
POSITIVE FULL-SCALE ERROR (PFSE) is a measure of how far the last code transition is from the ideal 1-1/2
LSB below a differential +VIN/2. For the ADC10D1000/1500 the reference voltage is assumed to be ideal, so this
error is a combination of full-scale error and reference voltage error.
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the fundamental for a single-
tone to the rms value of the sum of all other spectral components below one-half the sampling frequency, not
including harmonics or DC.
30
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of
the fundamental for a single-tone to the rms value of all of the other spectral components below half the input
clock frequency, including harmonics but excluding DC.
SPURIOUS-FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the
input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the
output spectrum that is not present at the input, excluding DC.
θJA is the thermal resistance between the junction to ambient.
θJC1 represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA
package.
θJC2 represents the thermal resistance between the die and the center group of balls on the bottom of the
HSBGA package.
TOTAL HARMONIC DISTORTION (THD) is the ratio expressed in dB, of the rms total of the first nine harmonic
levels at the output to the level of the fundamental at the output. THD is calculated as
2
2
f10
A
+ . . . + A
f2
THD = 20 x log
2
A
f1
(2)
where Af1 is the RMS power of the fundamental (output) frequency and Af2 through Af10 are the RMS power of
the first 9 harmonic frequencies in the output spectrum.
– Second Harmonic Distortion (2nd Harm) is the difference, expressed in dB, between the RMS power in the
input frequency seen at the output and the power in its 2nd harmonic level at the output.
– Third Harmonic Distortion (3rd Harm) is the difference expressed in dB between the RMS power in the input
frequency seen at the output and the power in its 3rd harmonic level at the output.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
31
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Transfer Characteristic
IDEAL
POSITIVE
FULL-SCALE
TRANSITION
Output
Code
ACTUAL
POSITIVE
FULL-SCALE
TRANSITION
11 1111 1111 (1023)
11 1111 1110 (1022)
11 1111 1101 (1021)
POSITIVE
FULL-SCALE
ERROR
MID-SCALE
TRANSITION
10 0000 0000 (512)
01 1111 1111 (511)
OFFSET
ERROR
IDEAL NEGATIVE
FULL-SCALE TRANSITION
ACTUAL NEGATIVE
FULL-SCALE TRANSITION
NEGATIVE
FULL-SCALE
ERROR
00 0000 0010 (2)
00 0000 0001 (1)
00 0000 0000 (0)
(V +) < (V -)
(V +) > (V -)
IN
IN
IN
IN
0.0V
-V /2
+V /2
IN
IN
Differential Analog Input Voltage (+V /2) - (-V /2)
IN
IN
Figure 4. Input / Output Transfer Characteristic
32
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
TEST CIRCUIT DIAGRAMS
Timing Diagrams
Sample N
DI
Sample N-1
DId
V
I+/-
IN
Sample N+1
t
AD
CLK+
t
OD
Sample N-39 and
Sample N-38
DId, DI
Sample N-37 and Sample N-36
Sample N-35 and Sample N-34
t
OSK
DCLKI+/-
(0°Phase)
t
t
H
SU
DCLKI+/-
(90°Phase)
* Note: The timing for Figure 5 - Figure 8 is shown for the one input only (I or Q). However, both I- and Q-inputs may
be used. For this case, the I-channel functions precisely the same as the Q-channel, with VinI, DCLKI, DId and DI
instead of VinQ, DCLKQ, DQd and DQ. Both I- and Q-channel use the same CLK.
Figure 5. Clocking in 1:2 Demux Non-DES Mode*
Sample N
Sample N-1
DQ
DQ
V
Q+/-
IN
Sample N+1
t
AD
CLK+
DQ
t
OD
Sample N-34
OSK
Sample N-33
Sample N-37
Sample N-35
Sample N-36
t
DCLKQ+/-
(0°Phase)
Figure 6. Clocking in Non-Demux Non-DES Mode (See note at Figure 5)
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
33
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
DQ
DI
c
c
DId
Sample N-1
Sample N
Sample N-0.5
DQd
c
c
V
Q+/-
IN
Sample
N-1.5
Sample N+1
t
AD
c
c
CLK+/-
t
OD
DQd, DId,
DQ, DI
Sample N-37.5, N-37,
N-36.5, N-36
Sample N-35.5, N-35,
N-34.5, N-34
Sample N-39.5, N-39,
N-38.5, N-38
t
OSK
DCLKQ+/-
(0°Phase)
t
t
H
SU
DCLKQ+/-
(90°Phase)
Figure 7. Clocking in 1:4 Demux DES Mode (See note at Figure 5)
Sample N - 0.5
Sample N
Sample N-1
DI
DQ
DI
V
Q+/-
IN
Sample N + 0.5
DQ
Sample N+1
t
AD
CLK+
t
OD
Sample N-34.5, N-34
Sample N-33.5, N-33
Sample N-37.5, N-37
Sample N-36.5, N-36
DQ, DI
Sample N-35.5, N-35
t
OSK
DCLKQ+/-
(0°Phase)
Figure 8. Clocking in Non-Demux Mode DES Mode (See note at Figure 5)
34
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Synchronizing Edge
t
SYNC_DLY
CLK
t
HR
t
SR
DCLK_RST-
DCLK_RST+
t
OD
t
PWR
DCLKI+
DCLKQ+
Figure 9. Data Clock Reset Timing (Demux Mode)
t
CAL
t
CAL
CalRun
t
t
CAL_H
CalDly
Calibration Delay
determined by
CalDly (Pin V4)
CAL
t
CAL_L
POWER
SUPPLY
Figure 10. Power-on and On-Command Calibration Timing
Single Register Access
SCS
t
SCS
t
HCS
t
1
24
HCS
8
9
SCLK
SDI
Command Field
Data Field
Data Field
LSB
MSB
MSB
t
SH
t
SSU
t
BSU
SDO
ad mode)
High Z
High Z
LSB
Figure 11. Serial Interface Timing
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
35
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Typical Performance Plots
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
INL
vs.
INL
vs.
CODE (ADC10D1000)
CODE (ADC10D1500)
Figure 12.
Figure 13.
INL
INL
vs.
vs.
TEMPERATURE (ADC10D1000)
TEMPERATURE (ADC10D1500)
Figure 14.
Figure 15.
DNL
vs.
DNL
vs.
CODE (ADC10D1000)
CODE (ADC10D1500)
Figure 16.
Figure 17.
36
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Typical Performance Plots (continued)
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
DNL
DNL
vs.
vs.
TEMPERATURE (ADC10D1000)
TEMPERATURE (ADC10D1500)
Figure 18.
Figure 19.
ENOB
ENOB
vs.
vs.
TEMPERATURE (ADC10D1000)
TEMPERATURE (ADC10D1500)
Figure 20.
Figure 21.
ENOB
ENOB
vs.
vs.
SUPPLY VOLTAGE (ADC10D1000)
SUPPLY VOLTAGE (ADC10D1500)
Figure 22.
Figure 23.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
37
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Typical Performance Plots (continued)
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
ENOB
ENOB
vs.
vs.
CLOCK FREQUENCY (ADC10D1000)
CLOCK FREQUENCY (ADC10D1500)
Figure 24.
Figure 25.
ENOB
ENOB
vs.
vs.
INPUT FREQUENCY (ADC10D1000)
INPUT FREQUENCY (ADC10D1500)
Figure 26.
Figure 27.
ENOB
vs.
VCMI (ADC10D1000)
ENOB
vs.
VCMI (ADC10D1500)
Figure 28.
Figure 29.
38
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Typical Performance Plots (continued)
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
SNR
SNR
vs.
vs.
TEMPERATURE (ADC10D1000)
TEMPERATURE (ADC10D1500)
Figure 30.
Figure 31.
SNR
SNR
vs.
vs.
SUPPLY VOLTAGE (ADC10D1000)
SUPPLY VOLTAGE (ADC10D1500)
Figure 32.
Figure 33.
SNR
SNR
vs.
vs.
CLOCK FREQUENCY (ADC10D1000)
CLOCK FREQUENCY (ADC10D1500)
Figure 34.
Figure 35.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
39
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Typical Performance Plots (continued)
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
SNR
SNR
vs.
vs.
INPUT FREQUENCY (ADC10D1000)
INPUT FREQUENCY (ADC10D1500)
Figure 36.
Figure 37.
THD
THD
vs.
vs.
TEMPERATURE (ADC10D1000)
TEMPERATURE (ADC10D1500)
Figure 38.
Figure 39.
THD
THD
vs.
vs.
SUPPLY VOLTAGE (ADC10D1000)
SUPPLY VOLTAGE (ADC10D1500)
Figure 40.
Figure 41.
40
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Typical Performance Plots (continued)
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
THD
THD
vs.
vs.
CLOCK FREQUENCY (ADC10D1000)
CLOCK FREQUENCY (ADC10D1500)
Figure 42.
Figure 43.
THD
THD
vs.
vs.
INPUT FREQUENCY (ADC10D1000)
INPUT FREQUENCY (ADC10D1500)
Figure 44.
Figure 45.
SFDR
SFDR
vs.
vs.
TEMPERATURE (ADC10D1000)
TEMPERATURE (ADC10D1500)
Figure 46.
Figure 47.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
41
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Typical Performance Plots (continued)
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
SFDR
SFDR
vs.
vs.
SUPPLY VOLTAGE (ADC10D1000)
SUPPLY VOLTAGE (ADC10D1500)
Figure 48.
Figure 49.
SFDR
SFDR
vs.
vs.
CLOCK FREQUENCY (ADC10D1000)
CLOCK FREQUENCY (ADC10D1500)
Figure 50.
Figure 51.
SFDR
SFDR
vs.
vs.
INPUT FREQUENCY (ADC10D1000)
INPUT FREQUENCY (ADC10D1500)
Figure 52.
Figure 53.
42
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Typical Performance Plots (continued)
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
SPECTRAL RESPONSE AT FIN = 248 MHz (ADC10D1000)
SPECTRAL RESPONSE AT FIN = 373 MHz (ADC10D1500)
Figure 54.
Figure 55.
SPECTRAL RESPONSE AT FIN = 498 MHz (ADC10D1000)
SPECTRAL RESPONSE AT FIN = 748 MHz (ADC10D1500)
Figure 56.
Figure 57.
CROSSTALK
CROSSTALK
vs.
vs.
SOURCE FREQUENCY (ADC10D1000)
SOURCE FREQUENCY (ADC10D1500)
Figure 58.
Figure 59.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
43
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Typical Performance Plots (continued)
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
FULL POWER BANDWIDTH (ADC10D1000)
FULL POWER BANDWIDTH (ADC10D1500)
0
0
-3
-6
-9
-3
-6
-9
-12
-12
NON-DES MODE
DES MODE
DESIQ MODE
NON-DES MODE
DES MODE
DESIQ MODE
-15
-15
0
1000
2000
3000
0
1000
2000
3000
INPUT FREQUENCY (MHz)
INPUT FREQUENCY (MHz)
Figure 60.
Figure 61.
POWER CONSUMPTION
vs.
CLOCK FREQUENCY (ADC10D1000)
POWER CONSUMPTION
vs.
CLOCK FREQUENCY (ADC10D1500)
Figure 62.
Figure 63.
NPR
vs.
RMS NOISE LOADING LEVEL (ADC10D1000)
Figure 64.
44
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Typical Performance Plots (continued)
VA = VDR = VTC = VE = 1.9V, fCLK = 1.0/1.5 GHz, fIN = 498/748 MHz, TA= 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1
Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.
NPR
vs.
FC,NOTCH (ADC10D1000)
NPR SPECTRAL RESPONSE (ADC10D1000)
Figure 65.
Figure 66.
Functional Description
The ADC10D1000/1500 is a versatile A/D converter with an innovative architecture which permits very high
speed operation. The controls available ease the application of the device to circuit solutions. Optimum
performance requires adherence to the provisions discussed here and in the Applications Information Section.
This section covers an overview, a description of control modes (Extended Control Mode and Non-Extended
Control Mode), and features.
OVERVIEW
The ADC10D1000/1500 uses a calibrated folding and interpolating architecture that achieves a high 9.1/9.0
Effective Number of Bits (ENOB). The use of folding amplifiers greatly reduces the number of comparators and
power consumption. Interpolation reduces the number of front-end amplifiers required, minimizing the load on the
input signal and further reducing power requirements. In addition to correcting other non-idealities, on-chip
calibration reduces the INL bow often seen with folding architectures. The result is an extremely fast, high
performance, low power converter.
The analog input signal (which is within the converter's input voltage range) is digitized to ten bits at speeds of
200/200 MSPS to 1.0/1.5 GSPS, typical. Differential input voltages below negative full-scale will cause the output
word to consist of all zeroes. Differential input voltages above positive full-scale will cause the output word to
consist of all ones. Either of these conditions at the I- or Q-input will cause the Out-of-Range I-channel or Q-
channel output (ORI or ORQ), respectively, to output a logic-high signal.
In ECM, an expanded feature set is available via the Serial Interface. The ADC10D1000/1500 builds upon
previous architectures, introducing a new AutoSync feature for multi-chip synchronization and increasing to 15-bit
for gain and 12-bit plus sign for offset the independent programmable adjustment for each channel.
Each channel has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 Demux Mode is
selected, the output data rate is reduced to half the input sample rate on each bus. When Non-Demux Mode is
selected, the output data rate on each channel is at the same rate as the input sample clock and only one 10-bit
bus per channel is active.
CONTROL MODES
The ADC10D1000/1500 may be operated in one of two control modes: Non-extended Control Mode (Non-ECM)
or Extended Control Mode (ECM). In the simpler Non-ECM (also sometimes referred to as Pin Control Mode),
the user affects available configuration and control of the device through the control pins. The ECM provides
additional configuration and control options through a serial interface and a set of 16 registers, most of which are
available to the customer.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
45
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Non-Extended Control Mode
In Non-extended Control Mode (Non-ECM), the Serial Interface is not active and all available functions are
controlled via various pin settings. Non-ECM is selected by setting the ECE Pin to logic-high. Note that, for the
control pins, "logic-high" and "logic-low" refer to VA and GND, respectively. Nine dedicated control pins provide a
wide range of control for the ADC10D1000/1500 and facilitate its operation. These control pins provide DES
Mode selection, Demux Mode selection, DDR Phase selection, execute Calibration, Calibration Delay setting,
Power Down I-channel, Power Down Q-channel, Test Pattern Mode selection, and Full-Scale Input Range
selection. In addition to this, two dual-purpose control pins provide for AC/DC-coupled Mode selection and LVDS
output common-mode voltage selection. See Table 7 for a summary.
Table 7. Non-ECM Pin Summary
Pin Name
Logic-Low
Logic-High
Floating
Dedicated Control Pins
DES
Mode
DES
Non-DES Mode
Not valid
Not valid
Demux
Mode
NDM
Non-Demux Mode
90° Mode
DDRPh
CAL
0° Mode
Not valid
Not valid
Not valid
See Calibration Pin (CAL)
CalDly
Shorter delay
Longer delay
Power Down
I-channel
Power Down
I-channel
PDI
I-channel active
Power Down
Q-channel
Power Down
Q-channel
PDQ
Q-channel active
TPM
Non-Test Pattern Mode
Lower FS input Range
Test Pattern Mode
Not valid
Not valid
FSR
Higher FS input Range
Dual-purpose Control Pins
VCMO
VBG
AC-coupled operation
Not allowed
Not allowed
DC-coupled operation
Higher LVDS common-mode voltage Lower LVDS common-mode voltage
Dual Edge Sampling Pin (DES)
The Dual Edge Sampling (DES) Pin selects whether the ADC10D1000/1500 is in DES Mode (logic-high) or Non-
DES Mode (logic-low). DES Mode means that a single input is sampled by both I- and Q-channels in a time-
interleaved manner and the other input is deactivated. One of the ADCs samples the input signal on the rising
sampling clock edge (duty cycle corrected); the other ADC samples the input signal on the falling sampling clock
edge (duty cycle corrected). In Non-ECM, only the I-input may be used for DES Mode, a.k.a. "DESI Mode". In
ECM, the Q-input may be selected via the DEQ Bit (Addr: 0h, Bit: 6), a.k.a. "DESQ Mode". In ECM, both the I-
and Q-channel inputs may be selected, a.k.a. "DESIQ Mode".
To use this feature in ECM, use the DES bit in the Configuration Register (Addr: 0h; Bit: 7). See DES/Non-DES
Mode for more information.
Non-Demultiplexed Mode Pin (NDM)
The Non-Demultiplexed Mode (NDM) Pin selects whether the ADC10D1000/1500 is in Demux Mode (logic-low)
or Non-Demux Mode (logic-high). In Non-Demux Mode, the data from the input is produced at the sampled rate
at a single 10-bit output bus. In Demux Mode, the data from the input is produced at half the sampled rate at
twice the number of output buses. For Non-DES Mode, each I- or Q-channel will produce its data on one or two
buses for Non-Demux or Demux Mode, respectively. For DES Mode, the Q-channel will produce its data on two
or four buses for Non-Demux or Demux Mode, respectively.
This feature is pin-controlled only and remains active during both Non-ECM and ECM. See Demux/Non-demux
Mode for more information.
46
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Dual Data Rate Phase Pin (DDRPh)
The Dual Data Rate Phase (DDRPh) Pin selects whether the ADC10D1000/1500 is in 0° Mode (logic-low) or 90°
Mode (logic-high). The Data is always produced in DDR Mode on the ADC10D1000/1500. The Data may
transition either with the DCLK transition (0° Mode) or halfway between DCLK transitions (90° Mode). The
DDRPh Pin selects 0° Mode or 90° Mode for both the I-channel: DI- and DId-to-DCLKI phase relationship and for
the Q-channel: DQ- and DQd-to-DCLKQ phase relationship.
To use this feature in ECM, use the DPS bit in the Configuration Register (Addr: 0h; Bit: 14). See DDR Clock
Phase for more information.
Calibration Pin (CAL)
The Calibration (CAL) Pin may be used to execute an on-command calibration or to disable the power-on
calibration. The effect of calibration is to maximize the dynamic performance. To initiate an on-command
calibration via the CAL pin, bring the CAL pin high for a minimum of tCAL_H input clock cycles after it has been low
for a minimum of tCAL_L input clock cycles. Holding the CAL pin high upon power-on will prevent execution of the
power-on calibration. In ECM, this pin remains active and is logically OR'd with the CAL bit.
To use this feature in ECM, use the CAL bit in the Configuration Register (Addr: 0h; Bit: 15). See Calibration
Feature for more information.
Calibration Delay Pin (CalDly)
The Calibration Delay (CalDly) Pin selects whether a shorter or longer delay time is present, after the application
of power, until the start of the power-on calibration. The actual delay time is specified as tCalDly and may be found
in Converter Electrical Characteristics – AC Electrical Characteristics. This feature is pin-controlled only and
remains active in ECM. It is recommended to select the desired delay time prior to power-on and not dynamically
alter this selection.
See Calibration Feature for more information.
Power Down I-channel Pin (PDI)
The Power Down I-channel (PDI) Pin selects whether the I-channel is powered down (logic-high) or active (logic-
low). The digital data output pins, DI and DId, (both positive and negative) are put into a high impedance state
when the I-channel is powered down. Upon return to the active state, the pipeline will contain meaningless
information and must be flushed. The supply currents (typicals and limits) are available for the I-channel powered
down or active and may be found in Converter Electrical Characteristics – Power Supply Characteristics. The
device should be recalibrated following a power-cycle of PDI (or PDQ).
This pin remains active in ECM. In ECM, either this pin or the PDI bit (Addr: 0h; Bit: 11) in the Control Register
may be used to power-down the I-channel. See Power Down for more information.
Power Down Q-channel Pin (PDQ)
The Power Down Q-channel (PDQ) Pin selects whether the Q-channel is powered down (logic-high) or active
(logic-low). This pin functions similarly to the PDI pin, except that it applies to the Q-channel. The PDI and PDQ
pins function independently of each other to control whether each I- or Q-channel is powered down or active.
This pin remains active in ECM. In ECM, either this pin or the PDQ bit (Addr: 0h; Bit: 10) in the Control Register
may be used to power-down the Q-channel. See Power Down for more information.
Test Pattern Mode Pin (TPM)
The Test Pattern Mode (TPM) Pin selects whether the output of the ADC10D1000/1500 is a test pattern (logic-
high) or the converted analog input (logic-low). The ADC10D1000/1500 can provide a test pattern at the four
output buses independently of the input signal to aid in system debug. In TPM, the ADC is disengaged and a test
pattern generator is connected to the outputs, including ORI and ORQ. SeeTest Pattern Mode for more
information.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
47
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Full-Scale Input Range Pin (FSR)
The Full-Scale Input Range (FSR) Pin selects whether the full-scale input range for both the I- and Q-channel is
higher (logic-high) or lower (logic-low). The input full-scale range is specified as VIN_FSR in Converter Electrical
Characteristics – Analog Input/Output and Reference Characteristics. In Non-ECM, the full-scale input range for
each I- and Q-channel may not be set independently, but it is possible to do so in ECM. The device must be
calibrated following a change in FSR to obtain optimal performance.
To use this feature in ECM, use the Configuration Registers (Addr: 3h and Bh). See Input Control and Adjust for
more information.
AC/DC-Coupled Mode Pin (VCMO
)
The VCMO Pin serves a dual purpose. When functioning as an output, it provides the optimal common-mode
voltage for the DC-coupled analog inputs. When functioning as an input, it selects whether the device is AC-
coupled (logic-low) or DC-coupled (floating). This pin is always active, in both ECM and Non-ECM.
LVDS Output Common-mode Pin (VBG
)
The VBG Pin serves a dual purpose. When functioning as an output, it provides the bandgap reference. When
functioning as an input, it selects whether the LVDS output common-mode voltage is higher (logic-high) or lower
(floating). The LVDS output common-mode voltage is specified as VOS and may be found in Converter Electrical
Characteristics – Digital Control and Output Pin Characteristics. This pin is always active, in both ECM and Non-
ECM.
Extended Control Mode
In Extended Control Mode (ECM), most functions are controlled via the Serial Interface. In addition to this,
several of the control pins remain active. See Table 10 for details. ECM is selected by setting the ECE Pin to
logic-low. If the ECE Pin is set to logic-high (Non-ECM), then the registers are reset to their default values. So, a
simple way to reset the registers is by toggling the ECE pin. Four pins on the ADC10D1000/1500 control the
Serial Interface: SCS, SCLK, SDI and SDO. This section covers the Serial Interface. The Register Definitions are
located at the end of the datasheet so that they are easy to find, see Register Definitions.
The Serial Interface
The ADC10D1000/1500 offers a Serial Interface that allows access to the sixteen control registers within the
device. The Serial Interface is a generic 4-wire (optionally 3-wire) synchronous interface that is compatible with
SPI type interfaces that are used on many micro-controllers and DSP controllers. Each serial interface access
cycle is exactly 24 bits long. A register-read or register-write can be accomplished in one cycle. The signals are
defined in such a way that the user can opt to simply join SDI and SDO signals in his system to accomplish a
single, bidirectional SDI/O signal. A summary of the pins for this interface may be found in Table 8. See
Figure 11 for the timing diagram and Converter Electrical Characteristics – AC Electrical Characteristics for
timing specification details. Control register contents are retained when the device is put into power-down mode.
Table 8. Serial Interface Pins
Pin
C4
C5
B4
A3
Name
SCS (Serial Chip Select bar)
SCLK (Serial Clock)
SDI (Serial Data In)
SDO (Serial Data Out)
SCS: Each assertion (logic-low) of this signal starts a new register access, i.e. the SDI command field must be
ready on the following SCLK rising edge. The user is required to de-assert this signal after the 24th clock. If the
SCS is de-asserted before the 24th clock, no data read/write will occur. For a read operation, if the SCS is
asserted longer than 24 clocks, the SDO output will hold the D0 bit until SCS is de-asserted. For a write
operation, if the SCS is asserted longer than 24 clocks, data write will occur normally through the SDI input upon
the 24th clock. Setup and hold times, tSCS and tHCS, with respect to the SCLK must be observed. SCS must be
toggled in between register access cycles.
48
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
SCLK: This signal is used to register the input data (SDI) on the rising edge; and to source the output data
(SDO) on the falling edge. The user may disable the clock and hold it at logic-low. There is no minimum
frequency requirement for SCLK; see fSCLK in Converter Electrical Characteristics – AC Electrical Characteristics
for more details.
SDI: Each register access requires a specific 24-bit pattern at this input, consisting of a command field and a
data field. When in read mode, the data field is high impedance in case the bidirectional SDI/O option is used.
Setup and hold times, tSH and tSSU, with respect to the SCLK must be observed.
SDO: This output is normally tri-stated and is driven only when SCS is asserted, the first 8 bits of command data
have been received and it is a READ operation. The data is shifted out, MSB first, starting with the 8th clock's
falling edge. At the end of the access, when SCS is de-asserted, this output is tri-stated once again. If an invalid
address is accessed, the data sourced will consist of all zeroes. If it is a read operation, there will be a bus
turnaround time, tBSU, from when the last bit of the command field was read in until the first bit of the data field is
written out.
Table 9 shows the Serial Interface bit definitions.
Table 9. Command and Data Field Definitions
Bit No.
1
Name
Read/Write (R/W)
Reserved
A<3:0>
Comments
1b indicates a read operation
0b indicates a write operation
2-3
4-7
8
Bits must be set to 10b
16 registers may be addressed. The order is
MSB first
X
This is a "don't care" bit
Data written to or read from addressed
register
9-24
D<15:0>
The serial data protocol is shown for a read and write operation in Figure 67 and Figure 68, respectively.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
SCSb
SCLK
*Only required to be tri-stated in 3-wire mode.
1
0
A3
A2
A1
A0
X
SDI
R/W
SDO
D15 D14 D13 D12 D11 D10 D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Figure 67. Serial Data Protocol - Read Operation
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
49
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
SCSb
SCLK
R/W
1
0
A3
A2
A1
A0
X
D15 D14 D13 D12 D11 D10 D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
SDI
SDO
Figure 68. Serial Data Protocol - Write Operation
FEATURES
The ADC10D1000/1500 offers many features to make the device convenient to use in a wide variety of
applications. Table 10 is a summary of the features available, as well as details for the control mode chosen.
Table 10. Features and Modes
Control Pin
Active in ECM
Feature
Non-ECM
ECM
Default ECM State
Input Control and Adjust
AC/DC-coupled Mode
Selection
Selected via VCMO
(Pin C2)
Yes
Not available
N/A
Selected via the Config
Reg
(Addr: 3h and Bh)
Input Full-scale Range
Adjust
Selected via FSR
(Pin Y3)
No
Mid FSR value
Selected via the Config
Reg
(Addr: 2h and Ah)
Input Offset Adjust
Setting
Not available
Not available
N/A
Offset = 0 mV
Selected via the Config
Reg
LC Filter on Clock
N/A
No
LC Filter off
Non-DES Mode
tAD adjust disabled
(Addr: Dh)
DES/Non-DES Mode
Selection
Selected via DES
(Pin V5)
Selected via the DES Bit
(Addr: 0h; Bit: 7)
Selected via the Config
Reg
(Addr: Ch and Dh)
Sampling Clock Phase
Adjust
Not available
Not available
N/A
Selected via the Config
Reg
VCMO Adjust
N/A
Default VCMO
(Addr: 1h)
Output Control and Adjust
DDR Clock Phase
Selection
Selected via DDRPh
(Pin W4)
Selected via the DPS Bit
No
0° Mode
(Addr: 0h; Bit: 14)
LVDS Differential Output
Voltage Amplitude
Selection
Selected via the OVS Bit
Higher amplitude only
N/A
Yes
Higher amplitude
(Addr: 0h; Bit: 13)
LVDS Common-Mode
Output Voltage
Amplitude Selection
Selected via VBG
(Pin B1)
Not available
N/A
Output Formatting
Selection
Selected via the 2SC Bit
Offset Binary only
N/A
No
Offset Binary
TPM disabled
(Addr: 0h; Bit: 4)
Test Pattern Mode at
Output
Selected via TPM
(Pin A4)
Selected via the TPM Bit
(Addr: 0h; Bit: 12)
50
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Table 10. Features and Modes (continued)
Control Pin
Active in ECM
Feature
Non-ECM
ECM
Default ECM State
Demux/Non-Demux
Mode Selection
Selected via NDM
(Pin A5)
Yes
Not available
N/A
Selected via the Config
Reg
Master Mode,
RCOut1/2 disabled
AutoSync
Not available
Not available
N/A
(Addr: Eh)
Selected via the Config
Reg
DCLK Reset
N/A
DCLK Reset disabled
(Addr: Eh)
Calibration
On-command
Calibration
Selected via CAL
(Pin D6)
Selected via the CAL Bit
N/A
(CAL = 0)
Yes
(Addr: 0h; Bit: 15)
Power-on Calibration
Delay Selection
Selected via CalDly
(Pin V4)
Yes
N/A
Not available
N/A
Selected via the Config
Reg
Calibration Adjust
Not available
tCAL
(Addr: 4h)
Power-Down
Selected via PDI
(Pin U3)
Selected via the PDI Bit
Power down I-channel
Power down Q-channel
Yes
I-channel operational
Q-channel operational
(Addr: 0h; Bit: 11)
Selected via PDQ
(Pin V3)
Selected via the PDQ Bit
Yes
(Addr: 0h; Bit: 10)
"N/A" means "Not Applicable."
Input Control and Adjust
There are several features and configurations for the input of the ADC10D1000/1500 so that it may be used in
many different applications. This section covers AC/DC-coupled Mode, input full-scale range adjust, input offset
adjust, DES/Non-DES Mode, sampling clock phase adjust, an LC filter on the sampling clock, and VCMO Adjust.
AC/DC-coupled Mode
The analog inputs may be AC or DC-coupled. See AC/DC-Coupled Mode Pin (VCMO) for information on how to
select the desired mode and DC-coupled Input Signals and AC-coupled Input Signals for applications
information.
Input Full-Scale Range Adjust
The input full-scale range for the ADC10D1000/1500 may be adjusted via Non-ECM or ECM. In Non-ECM, a
control pin selects a higher or lower value; see Full-Scale Input Range Pin (FSR). In ECM, the input full-scale
range may be adjusted with 15-bits of precision. See VIN_FSR in Converter Electrical Characteristics – Analog
Input/Output and Reference Characteristics for electrical specification details. Note that the higher and lower full-
scale input range settings in Non-ECM correspond to the mid and min full-scale input range settings in ECM. It is
necessary to execute an on-command calibration following a change of the input full-scale range. See Register
Definitions for information about the registers.
Input Offset Adjust
The input offset adjust for the ADC10D1000/1500 may be adjusted with 12-bits of precision plus sign via ECM.
See Register Definitions for information about the registers.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
51
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
DES/Non-DES Mode
The ADC10D1000/1500 can operate in Dual-Edge Sampling (DES) or Non-DES Mode. The DES Mode allows
for one of the ADC10D1000/1500's inputs to be sampled by both channels' ADCs. One ADC samples the input
on the rising edge of the sampling clock and the other ADC samples the same input on the falling edge of the
sampling clock. A single input is thus sampled twice per clock cycle, resulting in an overall sample rate of twice
the sampling clock frequency, e.g. 2.0/3.0 GSPS with a 1.0/1.5 GHz sampling clock. See Dual Edge Sampling
Pin (DES) for information on how to select the desired mode. Since DES Mode uses both I- and Q-channels to
process the input signal, both channels must be powered up for the DES Mode to function properly.
In Non-ECM, only the I-input may be used for the DES Mode input. In ECM, either the I- or Q-input may be
selected by first using the DES bit (Addr: 0h, Bit 7) to select the DES Mode. The DEQ Bit (Addr: 0h, Bit: 6) is
used to select the Q-input, but the I-input is used by default. Also, both I- and Q-inputs may be driven externally,
i.e. DESIQ Mode, by using the DIQ bit (Addr: 0h, Bit 5). See THE ANALOG INPUTS for more information about
how to drive the ADC in DES Mode.
The DESIQ Mode results in the best bandwidth. In general, the bandwidth decreases from Non-DES Mode to
DES Mode (specifically, DESI or DESQ) because both channels are sampling off the same input signal and non-
ideal effects introduced by interleaving the two channels lower the bandwidth. Driving both I- and Q-channels
externally (DESIQ Mode) results in better bandwidth for the DES Mode because each channel is being driven,
which reduces routing losses (increases bandwidth).
In the DES Mode, the outputs must be carefully interleaved in order to reconstruct the sampled signal. If the
device is programmed into the 1:4 Demux DES Mode, the data is effectively demultiplexed by 1:4. If the
sampling clock is 1.0/1.5 GHz, the effective sampling rate is doubled to 2.0/3.0 GSPS and each of the 4 output
buses has an output rate of 500 MSPS. All data is available in parallel. To properly reconstruct the sampled
waveform, the four bytes of parallel data that are output with each DCLK must be correctly interleaved. The
sampling order is as follows, from the earliest to the latest: DQd, DId, DQ, DI. See Figure 7. If the device is
programmed into the Non-Demux DES Mode, two bytes of parallel data are output with each edge of the DCLK
in the following sampling order, from the earliest to the latest: DQ, DI. See Figure 8.
The performance of the ADC10D1000/1500 in DES Mode depends on how well the two channels are
interleaved, i.e. that the clock samples either channel with precisely a 50% duty-cycle, each channel has the
same offset (nominally code 511/512), and each channel has the same full-scale range. The ADC10D1000/1500
includes an automatic clock phase background adjustment in DES Mode to automatically and continuously adjust
the clock phase of the I- and Q-channels, which also removes the need to adjust the clock phase setting
manually. A difference exists in the typical offset between the I- and Q-channels, which can be removed via the
offset adjust feature in ECM, to optimize DES Mode performance. If possible, it is recommended to use the Q-
input for better DES Mode performance with no offset adjustment required. To adjust the I- or Q-channel offset,
measure a histogram of the digital data and adjust the offset via the Control Register until the histogram is
centered at code 511/512. Similarly, the full-scale range of each channel may be adjusted for optimal
performance.
Sampling Clock Phase Adjust
The sampling clock (CLK) phase may be delayed internally to the ADC up to 825 ps in ECM. This feature is
intended to help the system designer remove small imbalances in clock distribution traces at the board level
when multiple ADCs are used, or to simplify complex system functions such as beam steering for phase array
antennas.
Additional delay in the clock path also creates additional jitter, so a clock jitter-cleaner is made available when
using the sampling clock phase adjust, see LC Filter on Sampling Clock. Nevertheless, because the sampling
clock phase adjust delays all clocks, including the DCLKs and output data, the user is strongly advised to use the
minimal amount of adjustment and verify the net benefit of this feature in his system before relying on it.
LC Filter on Sampling Clock
A LC bandpass filter is available on the ADC10D1000/1500 sampling clock to clean jitter on the incoming clock.
This feature is only available when the CLK phase adjust feature is also used. This feature was designed to
minimize the dynamic performance degradation resulting from additional clock jitter as much as possible. It is
available in ECM via the LCF (LC Filter) bits in the Control Register (Addr: Dh, Bits 7:0).
52
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
If the clock phase adjust feature is enabled, the sampling clock passes through additional gate delay, which adds
jitter to the clock signal. The LC filter helps to remove this additional jitter, so it is only available when the clock
phase adjust feature is also enabled. To enable both features, use SA (Addr: Dh, Bit 8). The LCF bits are
thermometer encoded and may be used to set a filter center frequency ranging from 0.8 GHz to 1.5 GHz; see
Table 11.
Table 11. LC Filter Code vs. fc
LCF(7:0)
LCF(7:0)
fc (GHz)
1.5
0
1
2
3
4
5
6
7
8
0000 0000b
0000 0001b
0000 0011b
0000 0111b
0000 1111b
0001 1111b
0011 1111b
0111 1111b
1111 1111b
1.4
1.3
1.2
1.1
1.0
0.92
0.85
0.8
The LC filter is a second-order bandpass filter, which has the following simulated bandwidth for a center
frequency at 1GHz, see Table 12.
Table 12. LC Filter Bandwidth vs. Level
Bandwidth at [dB]
Bandwidth [MHz]
-3
-6
-9
-12
±135
±235
±360
±525
VCMO Adjust
The VCMO of the ADC10D1000/1500 is generated as a buffered version of the internal bandgap reference; see
VCMO in Converter Electrical Characteristics – Analog Input/Output and Reference Characteristics. This pin
provides an output voltage which is the optimal common-mode voltage for the input signal and should be used to
set the common-mode voltage of the driving buffer. However, in order to accommodate larger signals at the
analog inputs, the VCMO may be adjust to a lower value. From its typical default value, the VCMO may be lowered
by approximately 200 mV via the Control Register 1h. See Register Definitions for more information. Adjusting
the VCMO away from its optimal value will also degrade the dynamic performance; see ENOB vs. VCMO in Typical
Performance Plots for a typical plot. The performance of the device, when using a VCMO other than the default
value, is not specified.
Output Control and Adjust
There are several features and configurations for the output of the ADC10D1000/1500 so that it may be used in
many different applications. This section covers DDR clock phase, LVDS output differential and common-mode
voltage, output formatting, Demux/Non-demux Mode, and Test Pattern Mode.
DDR Clock Phase
The ADC10D1000/1500 output data is always delivered in Double Data Rate (DDR). With DDR, the DCLK
frequency is half the data rate and data is sent to the outputs on both edges of DCLK; see Figure 69. The DCLK-
to-Data phase relationship may be either 0° or 90°. For 0° Mode, the Data transitions on each edge of the DCLK.
Any offset from this timing is tOSK; see Converter Electrical Characteristics – AC Electrical Characteristics for
details. For 90° Mode, the DCLK transitions in the middle of each Data cell. Setup and hold times for this
transition, tSU and tH, may also be found in Converter Electrical Characteristics – AC Electrical Characteristics.
The DCLK-to-Data phase relationship may be selected via the DDRPh Pin in Non-ECM (see Dual Data Rate
Phase Pin (DDRPh)) or the DPS bit in the Configuration Register (Addr: 0h; Bit: 14) in ECM.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
53
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Data
DCLK
0°Mode
DCLK
90°Mode
Figure 69. DDR DCLK-to-Data Phase Relationship
LVDS Output Differential Voltage
The ADC10D1000/1500 is available with a selectable higher or lower LVDS output differential voltage. This
parameter is VOD and may be found in Converter Electrical Characteristics – Digital Control and Output Pin
Characteristics. The desired voltage may be selected via the OVS Bit (Addr: 0h, Bit 13); see Register Definitions
for more information.
LVDS Output Common-Mode Voltage
The ADC10D1000/1500 is available with a selectable higher or lower LVDS output common-mode voltage. This
parameter is VOS and may be found in Converter Electrical Characteristics – Digital Control and Output Pin
Characteristics. See LVDS Output Common-mode Pin (VBG) for information on how to select the desired voltage.
Output Formatting
The formatting at the digital data outputs may be either offset binary or two's complement. The default formatting
is offset binary, but two's complement may be selected via the 2SC Bit (Addr: 0h, Bit 4); see Register Definitions
for more information.
Demux/Non-demux Mode
The ADC10D1000/1500 may be in one of two demultiplex modes: Demux Mode or Non-Demux Mode (also
sometimes referred to as 1:1 Demux Mode). In Non-Demux Mode, the data from the input is simply output at the
sampling rate at which it was sampled on one 10-bit bus. In Demux Mode, the data from the input is output at
half the sampling rate, on twice the number of buses. See Figure 1. Demux/Non-Demux Mode may only be
selected by the NDM pin; see Non-Demultiplexed Mode Pin (NDM). In Non-DES Mode, the output data from
each channel may be demultiplexed by a factor of 1:2 (1:2 Demux Non-DES Mode) or not demultiplexed (Non-
Demux Non-DES Mode). In DES Mode, the output data from both channels interleaved may be demultiplexed
(1:4 Demux DES Mode) or not demultiplexed (Non-Demux DES Mode).
Test Pattern Mode
The ADC10D1000/1500 can provide a test pattern at the four output buses independently of the input signal to
aid in system debug. In Test Pattern Mode, the ADC is disengaged and a test pattern generator is connected to
the outputs, including ORI and ORQ. The test pattern output is the same in DES Mode or Non-DES Mode. Each
port is given a unique 10-bit word, alternating between 1's and 0's. When the part is programmed into the Demux
Mode, the test pattern’s order is described in Table 13. If the I- or Q-channel is powered down, the test pattern
will not be output for that channel.
54
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Table 13. Test Pattern by Output Port in
Demux Mode
Time
T0
Qd
Id
Q
I
ORQ
0b
1b
0b
1b
0b
0b
1b
0b
1b
0b
0b
1b
0b
...
ORI
0b
1b
0b
1b
0b
0b
1b
0b
1b
0b
0b
1b
0b
...
Comments
000h
3FFh
000h
3FFh
000h
000h
3FFh
000h
3FFh
000h
000h
3FFh
000h
...
001h
3FEh
001h
3FEh
001h
001h
3FEh
001h
3FEh
001h
001h
3FEh
001h
...
002h
3FDh
002h
3FDh
002h
002h
3FDh
002h
3FDh
002h
002h
3FDh
002h
...
004h
3FBh
004h
3FBh
004h
004h
3FBh
004h
3FBh
004h
004h
3FBh
004h
...
T1
Pattern
Sequence
n
T2
T3
T4
T5
T6
Pattern
Sequence
n+1
T7
T8
T9
T10
T11
T12
T13
Pattern
Sequence
n+2
When the part is programmed into the Non-Demux Mode, the test pattern’s order is described in Table 14.
Table 14. Test Pattern by Output Port in
Non-Demux Mode
Time
T0
I
Q
ORI
0b
0b
1b
1b
0b
1b
0b
1b
1b
1b
0b
0b
1b
1b
...
ORQ
0b
0b
1b
1b
0b
1b
0b
1b
1b
1b
0b
0b
1b
1b
...
Comments
001h
001h
3FEh
3FEh
001h
3FEh
001h
3FEh
3FEh
3FEh
001h
001h
3FEh
3FEh
...
000h
000h
3FFh
3FFh
000h
3FFh
000h
3FFh
3FFh
3FFh
000h
000h
3FFh
3FFh
...
T1
T2
T3
Pattern
Sequence
n
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
Pattern
Sequence
n+1
Calibration Feature
The ADC10D1000/1500 calibration must be run to achieve specified performance. The calibration procedure is
exactly the same regardless of how it was initiated or when it is run. Calibration trims the analog input differential
termination resistors, the CLK input resistor, and sets internal bias currents which affect the linearity of the
converter. This minimizes full-scale error, offset error, DNL and INL, resulting in maximizing the dynamic
performance, as measured by: SNR, THD, SINAD (SNDR) and ENOB.
Calibration Control Pins and Bits
Table 15 is a summary of the pins and bits used for calibration. See Ball Descriptions and Equivalent Circuits for
complete pin information and Figure 10 for the timing diagram.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
55
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Table 15. Calibration Pins
Pin/Bit
Name
Function
D6
CAL
(Calibration)
Initiate calibration
(Addr: 0h; Bit 15)
CalDly
(Calibration Delay)
V4
Select calibration delay
Addr: 4h
Calibration Adjust
Adjust calibration sequence and mode
Indicates while calibration is running
CalRun
(Calibration Running)
B5
Rtrim+/-
(Input termination trim resistor)
C1/D2
C3/D3
External resistor used to calibrate analog and CLK inputs
External resistor used to calibrate internal linearity
Rext+/-
(External Reference resistor)
How to Execute a Calibration
Calibration may be initiated by holding the CAL pin low for at least tCAL_L clock cycles, and then holding it high for
at least another tCAL_H clock cycles, as defined in Converter Electrical Characteristics – AC Electrical
Characteristics. The minimum tCAL_L and tCAL_H input clock cycle sequences are required to ensure that random
noise does not cause a calibration to begin when it is not desired. The time taken by the calibration procedure is
specified as tCAL. The CAL Pin is active in both ECM and Non-ECM. However, in ECM, the CAL Pin is logically
OR'd with the CAL Bit, so both the pin and bit are required to be set low before executing another calibration via
either pin or bit.
Power-on Calibration
For standard operation, power-on calibration begins after a time delay following the application of power, as
determined by the setting of the CalDly Pin and measured by tCalDly (see Converter Electrical Characteristics –
AC Electrical Characteristics). This delay allows the power supply to come up and stabilize before the power-on
calibration takes place. The best setting (short or long) of the CalDly Pin depends upon the settling time of the
power supply.
It is strongly recommended to set CalDly Pin (to either logic-high or logic-low) before powering the device on
since this pin affects the power-on calibration timing. This may be accomplished by setting CalDly via an external
1kΩ resistor connected to GND or VA. If the CalDly Pin is toggled while the device is powered-on, it can execute
a calibration even though the CAL Pin/Bit remains logic-low.
The power-on calibration will be not be performed if the CAL pin is logic-high at power-on. In this case, the
calibration cycle will not begin until the on-command calibration conditions are met. The ADC10D1000/1500 will
function with the CAL pin held high at power up, but no calibration will be done and performance will be impaired.
If it is necessary to toggle the CalDly Pin during the system power up sequence, then the CAL Pin/Bit must be
set to logic-high during the toggling and afterwards for 109 Sampling Clock cycles. This will prevent the power-on
calibration, so an on-command calibration must be executed or the performance will be impaired.
On-command Calibration
In addition to the power-on calibration, it is recommended to execute an on-command calibration whenever the
settings or conditions to the device are altered significantly, in order to obtain optimal parametric performance.
Some examples include: changing the FSR via either ECM or Non-ECM, power-cycling either channel, and
switching into or out of DES Mode. For best performance, it is also recommended that an on-command
calibration be run 20 seconds or more after application of power and whenever the operating temperature
changes significantly, relative to the specific system performance requirements.
Due to the nature of the calibration feature, it is recommended to avoid unnecessary activities on the device
while the calibration is taking place. For example, do not read or write to the Serial Interface or use the DCLK
Reset feature while calibrating the ADC. Doing so will impair the performance of the device until it is re-calibrated
correctly. Also, it is recommended to not apply a strong narrow-band signal to the analog inputs during calibration
because this may impair the accuracy of the calibration; broad spectrum noise is acceptable.
56
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Calibration Adjust
The calibration event itself may be adjusted, for sequence and mode. This feature can be used if a shorter
calibration time than the default is required; see tCAL in Converter Electrical Characteristics – AC Electrical
Characteristics. However, the performance of the device, when using a shorter calibration time than the default
setting, is not specified.
The calibration sequence may be adjusted via CSS (Addr: 4h, Bit 14). The default setting of CSS = 1b executes
both RIN and RIN_CLK Calibration (using Rtrim) and internal linearity Calibration (using Rext). Executing a
calibration with CSS = 0b executes only the internal linearity Calibration. The first time that Calibration is
executed, it must be with CSS = 1b to trim RIN and RIN_CLK. However, once the device is at its operating
temperature and RIN has been trimmed at least one time, it will not drift significantly. To save time in subsequent
calibrations, trimming RIN and RIN_CLK may be skipped, i.e. by setting CSS = 0b.
The mode may be changed, to save calibration execution time for the internal linearity Calibration. See tCAL in
Converter Electrical Characteristics – AC Electrical Characteristics. Adjusting CMS(1:0) will select three different
pre-defined calibration times. A larger amount of time will calibrate each channel more closely to the ideal values,
but choosing shorter times will not significantly impact the performance. The fourth setting, CMS(1:0) = 11b, is
not available.
Read/Write Calibration Settings
When the ADC performs a calibration, the calibration constants are stored in an array which is accessible via the
Calibration Values register (Addr: 5h). To save the time which it takes to execute a calibration, tCAL, or if re-using
a previous calibration result, these values can be read from and written to the register at a later time. For
example, if an application requires the same input impedance, RIN, this feature can be used to load a previously
determined set of values. For the calibration values to be valid, the ADC must be operating under the same
conditions, including temperature, at which the calibration values were originally read from the ADC.
To read calibration values from the SPI, do the following:
1. Set ADC to desired operating conditions.
2. Set SSC (Addr: 4h, Bit 7) to 1.
3. Power down both I- and Q-channels.
4. Read exactly 184 times the Calibration Values register (Addr: 5h). The register values are R0, R1, R2... R183.
The contents of R<183:0> should be stored.
5. Power up I- and Q-channels to original setting.
6. Set SSC (Addr: 4h, Bit 7) to 0.
7. Continue with normal operation.
To write calibration values to the SPI, do the following:
1. Set ADC to operating conditions at which Calibration Values were previously read.
2. Set SSC (Addr: 4h, Bit 7) to 1.
3. Power down both I- and Q-channels.
4. Write exactly 184 times the Calibration Values register (Addr: 5h). The registers should be written with stored
register values R0, R1... R183.
5. Make two additional dummy writes of 0000h.
6. Power up I- and Q-channels to original setting.
7. Set SSC (Addr: 4h, Bit 7) to 0.
8. Continue with normal operation.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
57
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Calibration and Power-Down
If PDI and PDQ are simultaneously asserted during a calibration cycle, the ADC10D1000/1500 will immediately
power down. The calibration cycle will continue when either or both channels are powered back up, but the
calibration will be compromised due to the incomplete settling of bias currents directly after power up. Therefore,
a new calibration should be executed upon powering the ADC10D1000/1500 back up. In general, the
ADC10D1000/1500 should be recalibrated when either or both channels are powered back up, or after one
channel is powered down. For best results, this should be done after the device has stabilized to its operating
temperature.
Calibration and the Digital Outputs
During calibration, the digital outputs (including DI, DId, DQ, DQd and OR) are set logic-low, to reduce noise.
The DCLK runs continuously during calibration. After the calibration is completed and the CalRun signal is logic-
low, it takes an additional 60 Sampling Clock cycles before the output of the ADC10D1000/1500 is valid
converted data from the analog inputs. This is the time it takes for the pipeline to flush, as well as for other
internal processes.
Power Down
On the ADC10D1000/1500, the I- and Q-channels may be powered down individually. This may be accomplished
via the control pins, PDI and PDQ, or via ECM. In ECM, the PDI and PDQ pins are logically OR'd with the
Control Register setting. See Power Down I-channel Pin (PDI) andPower Down Q-channel Pin (PDQ) for more
information.
Applications Information
THE ANALOG INPUTS
The ADC10D1000/1500 will continuously convert any signal which is present at the analog inputs, as long as a
CLK signal is also provided to the device. This section covers important aspects related to the analog inputs
including: acquiring the input, the reference voltage and FSR, out-of-range indication, AC/DC-coupled signals,
and single-ended input signals.
Acquiring the Input
Data is acquired at the rising edge of CLK+ in Non-DES Mode and both the falling and rising edges of CLK+ in
DES Mode. The digital equivalent of that data is available at the digital outputs a constant number of sampling
clock cycles later for the DI, DQ, DId and DQd output buses, a.k.a. Latency, depending on the demultiplex mode
which is selected. See tLAT in Converter Electrical Characteristics – AC Electrical Characteristics. In addition to
the Latency, there is a constant output delay, tOD, before the data is available at the outputs. See tOD in
Converter Electrical Characteristics – AC Electrical Characteristics and the Timing Diagrams.
The output latency versus Demux/Non-Demux Mode is shown in Table 16 and Table 17, respectively. For DES
Mode, note that the I- and Q-channel inputs are available in ECM, but only the I-channel input is available in
Non-ECM.
Table 16. Output Latency in Demux Mode
DES Mode
Data
Non-DES Mode
Q-input*
I-input
I-input sampled with rise of CLK,
34 cycles earlier
Q-input sampled with rise of CLK,
34 cycles earlier
I-input sampled with rise of CLK,
34 cycles earlier
DI
DQ
Q-input sampled with rise of CLK,
34 cycles earlier
Q-input sampled with fall of CLK,
34.5 cycles earlier
I-input sampled with fall of CLK,
34.5 cycles earlier
I-input sampled with rise of CLK,
35 cycles earlier
Q-input sampled with rise of CLK,
35 cycles earlier
I-input sampled with rise of CLK,
35 cycles earlier
DId
DQd
Q-input sampled with rise of CLK,
35 cycles earlier
Q-input sampled with fall of CLK,
35.5 cycles earlier
I-input sampled with fall of CLK,
35.5 cycles earlier
58
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
Data
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Table 17. Output Latency in Non-Demux Mode
DES Mode
Non-DES Mode
Q-input*
I-input
I-input sampled with rise of CLK,
34 cycles earlier
Q-input sampled with rise of CLK,
34 cycles earlier
I-input sampled with rise of CLK,
34 cycles earlier
DI
DQ
Q-input sampled with rise of CLK,
34 cycles earlier
Q-input sampled with rise of CLK,
34.5 cycles earlier
I-input sampled with rise of CLK,
34.5 cycles earlier
No output;
high impedance.
DId
DQd
No output;
high impedance.
*Available in ECM only.
Driving the ADC in DES Mode
The ADC10D1000/1500 can be configured as either a 2-channel, 1.0/1.5 GSPS device (Non-DES Mode) or a 1-
channel 2.0/3.0 GSPS device (DES Mode). When the device is configured in DES Mode, there is a choice for
with which input to drive the single-channel ADC. These are the 3 options:
DES - externally driving the I-channel input only. This is the default selection when the ADC is configured in DES
Mode. It may also be referred to as "DESI" for added clarity.
DESQ - externally driving the Q-channel input only.
DESIQ - externally driving both the I- and Q-channel inputs. VinI+ and VinQ+ should be driven with the exact
same signal. VinI- and VinQ- should be driven with the exact same signal, which is the differential complement to
the one driving VinI+ and VinQ+.
The input impedance for each I- and Q-input is 100Ω differential (or 50Ω single-ended), so the trace to each
VinI+, VinI-, VinQ+, and VinQ- should always be 50Ω single-ended. If a single I- or Q-input is being driven, then
that input will present a 100Ω differential load. For example, if a 50Ω single-ended source is driving the ADC,
then a 1:2 balun will transform the impedance to 100Ω differential. However, if the ADC is being driven in DESIQ
Mode, then the 100Ω differential impedance from the I-input will appear in parallel with the Q-input for a
composite load of 50Ω differential and a 1:1 balun would be appropriate. See Figure 70 for an example circuit
driving the ADC in DESIQ Mode. A recommended part selection is using the Mini-Circuits TC1-1-13MA+ balun
with Ccouple = 0.22µF.
C
couple
V
IN
I+
50W
Source
100W
1:1 Balun
V
I-
IN
C
couple
C
C
couple
couple
V
Q+
IN
100W
Q-
V
IN
ADC1XD1X00
Figure 70. Driving DESIQ Mode
Terminating Unused Analog Inputs
In the case that only one channel is used in Non-DES Mode or that the ADC is driven in DESI or DESQ Mode,
the unused analog input should be terminated to reduce any noise coupling into the ADC. See Table 18 for
details.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
59
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Table 18. Unused Analog Input Recommended Termination
Mode
Power Down
Coupling
AC/DC
DC
Recommended Termination
Tie Unused+ and Unused- to Vbg
Tie Unused+ and Unused- to Vbg
Tie Unused+ to Unused-
Non-DES
Yes
No
DES/ Non-DES
DES/ Non-DES
No
AC
FSR and the Reference Voltage
The full-scale analog differential input range (VIN_FSR) of the ADC10D1000/1500 is derived from an internal
1.254V bandgap reference. In Non-ECM, this full-scale range has two settings controlled by the FSR Pin; see
Full-Scale Input Range Pin (FSR). The FSR Pin operates on both I- and Q-channels. In ECM, the full-scale
range may be independently set for each channel via Addr:3h and Bh with 15 bits of precision; see Register
Definitions. The best SNR is obtained with a higher full-scale input range, but better distortion and SFDR are
obtained with a lower full-scale input range. It is not possible to use an external analog reference voltage to
modify the full-scale range, and this adjustment should only be done digitally, as described.
A buffered version of the internal 1.254V bandgap reference voltage is made available at the VBG Pin for the
user. The VBG pin can drive a load of up to 80 pF and source or sink up to 100 μA. It should be buffered if more
current than this is required. This pin remains as a constant reference voltage regardless of what full-scale range
is selected and may be used for a system reference. VBG is a dual-purpose pin and it may also be used to select
a higher LVDS output common-mode voltage; see LVDS Output Common-mode Pin (VBG).
Out-Of-Range Indication
Differential input signals are digitized to 10 bits, based on the full-scale range. Signal excursions beyond the full-
scale range, i.e. greater than +VIN_FSR/2 or less than -VIN_FSR/2, will be clipped at the output. An input signal
which is above the FSR will result in all 1's at the output and an input signal which is below the FSR will result in
all 0's at the output. When the conversion result is clipped for the I-channel input, the Out-of-Range I-channel
(ORI) output is activated such that ORI+ goes high and ORI- goes low while the signal is out of range. This
output is active as long as accurate data on either or both of the buses would be outside the range of 000h to
3FFh. The Q-channel has a separate ORQ which functions similarly.
Maximum Input Range
The recommended operating and absolute maximum input range may be found in Operating Ratings and
Absolute Maximum Ratings , respectively. Under the stated allowed operating conditions, each Vin+ and Vin-
input pin may be operated in the range from 0V to 2.15V if the input is a continuous 100% duty cycle signal and
from 0V to 2.5V if the input is a 10% duty cycle signal. The absolute maximum input range for Vin+ and Vin- is
from -0.15V to 2.5V. These limits apply only for AC input signals for which the input common mode voltage is
properly maintained.
AC-coupled Input Signals
The ADC10D1000/1500 analog inputs require a precise common-mode voltage. This voltage is generated on-
chip when AC-coupling Mode is selected. See AC/DC-Coupled Mode Pin (VCMO) for more information about how
to select AC-coupled Mode.
In AC-coupled Mode, the analog inputs must of course be AC-coupled. For an ADC10D1000/1500 used in a
typical application, this may be accomplished by on-board capacitors, as shown in Figure 71. For the
ADC10D1000/1500RB, the SMA inputs on the Reference Board are directly connected to the analog inputs on
the ADC10D1000/1500, so this may be accomplished by DC blocks (included with the hardware kit).
When the AC-coupled Mode is selected, an analog input channel that is not used (e.g. in DES Mode) should be
connected to AC ground, e.g. through capacitors to ground . Do not connect an unused analog input directly to
ground.
60
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
C
C
couple
V
+
IN
couple
V
-
IN
V
CMO
ADC10D1000
Figure 71. AC-coupled Differential Input
The analog inputs for the ADC10D1000/1500 are internally buffered, which simplifies the task of driving these
inputs and the RC pole which is generally used at sampling ADC inputs is not required. If the user desires to
place an amplifier circuit before the ADC, care should be taken to choose an amplifier with adequate noise and
distortion performance, and adequate gain at the frequencies used for the application.
DC-coupled Input Signals
In DC-coupled Mode, the ADC10D1000/1500 differential inputs must have the correct common-mode voltage.
This voltage is provided by the device itself at the VCMO output pin. It is recommended to use this voltage
because the VCMO output potential will change with temperature and the common-mode voltage of the driving
device should track this change. Full-scale distortion performance falls off as the input common mode voltage
deviates from VCMO. Therefore, it is recommended to keep the input common-mode voltage within 100 mV of
VCMO (typical), although this range may be extended to ±150 mV (maximum). See VCMI in Converter Electrical
Characteristics – Analog Input/Output and Reference Characteristics and ENOB vs. VCMI in Typical Performance
Plots . Performance in AC- and DC-coupled Mode are similar, provided that the input common mode voltage at
both analog inputs remains within 100 mV of VCMO
.
Single-Ended Input Signals
The analog inputs of the ADC10D1000/1500 are not designed to accept single-ended signals. The best way to
handle single-ended signals is to first convert them to differential signals before presenting them to the ADC. The
easiest way to accomplish single-ended to differential signal conversion is with an appropriate balun-transformer,
as shown in Figure 72.
C
couple
V
IN
+
50W
Source
100W
1:2 Balun
V
IN
-
C
couple
ADC10D1000
Figure 72. Single-Ended to Differential Conversion Using a Balun
When selecting a balun, it is important to understand the input architecture of the ADC. The impedance of the
analog source should be matched to the ADC10D1000/1500's on-chip 100Ω differential input termination resistor.
The range of this termination resistor is specified as RIN in Converter Electrical Characteristics – Analog
Input/Output and Reference Characteristics.
THE CLOCK INPUTS
The ADC10D1000/1500 has a differential clock input, CLK+ and CLK-, which must be driven with an AC-
coupled, differential clock signal. This provides the level shifting to the clock to be driven with LVDS, PECL,
LVPECL, or CML levels. The clock inputs are internally terminated to 100Ω differential and self-biased. This
section covers coupling, frequency range, level, duty-cycle, jitter, and layout considerations.
CLK Coupling
The clock inputs of the ADC10D1000/1500 must be capacitively coupled to the clock pins as indicated in
Figure 73.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
61
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
C
C
couple
couple
CLK+
CLK-
ADC10D1000
Figure 73. Differential Input Clock Connection
The choice of capacitor value will depend on the clock frequency, capacitor component characteristics and other
system economic factors. For example, on the ADC10D1000/1500RB, the capacitors have the value Ccouple = 4.7
nF which yields a highpass cutoff frequency, fc = 677.2 kHz.
CLK Frequency
Although the ADC10D1000/1500 is tested and its performance is specified with a differential 1.0/1.5 GHz
sampling clock, it will typically function well over the input clock frequency range; see fCLK(min) and fCLK(max) in
Converter Electrical Characteristics – AC Electrical Characteristics. Operation up to fCLK(max) is possible if the
maximum ambient temperatures indicated are not exceeded. Operating at sample rates above fCLK(max) for the
maximum ambient temperature may result in reduced device reliability and product lifetime. This is due to the
fact that higher sample rates results in higher power consumption and die temperatures. If fCLK < 300 MHz,
enable LFS in the Control Register (Addr: 0h, Bit 8).
CLK Level
The input clock amplitude is specified as VIN_CLK in Converter Electrical Characteristics – Sampling Clock
Characteristics . Input clock amplitudes above the max VIN_CLK may result in increased input offset voltage. This
would cause the converter to produce an output code other than the expected 511/512 when both input pins are
at the same potential. Insufficient input clock levels will result in poor dynamic performance. Both of these results
may be avoided by keeping the clock input amplitude within the specified limits of VIN_CLK
.
CLK Duty Cycle
The duty cycle of the input clock signal can affect the performance of any A/D converter. The ADC10D1000/1500
features a duty cycle clock correction circuit which can maintain performance over the 20%-to-80% specified
clock duty-cycle range. This feature is enabled by default and provides improved ADC clocking, especially in the
Dual-Edge Sampling (DES) Mode.
CLK Jitter
High speed, high performance ADCs such as the ADC10D1000/1500 require a very stable input clock signal with
minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution (number of bits),
maximum ADC input frequency and the input signal amplitude relative to the ADC input full scale range. The
maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR is
found to be
tJ(MAX) = ( VIN(P-P)/ VFSR) x (1/(2(N+1) x π x fIN))
(3)
where tJ(MAX) is the rms total of all jitter sources in seconds, VIN(P-P) is the peak-to-peak analog input signal, VFSR
is the full-scale range of the ADC, "N" is the ADC resolution in bits and fIN is the maximum input frequency, in
Hertz, at the ADC analog input.
tJ(MAX) is the square root of the sum of the squares (RSS) sum of the jitter from all sources, including: the ADC
input clock, system, input signals and the ADC itself. Since the effective jitter added by the ADC is beyond user
control, it is recommended to keep the sum of all other externally added jitter to a minimum.
CLK Layout
The ADC10D1000/1500 clock input is internally terminated with a trimmed 100Ω resistor. The differential input
clock line pair should have a characteristic impedance of 100Ω and (when using a balun), be terminated at the
clock source in that (100Ω) characteristic impedance.
62
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
It is good practice to keep the ADC input clock line as short as possible, to keep it well away from any other
signals and to treat it as a transmission line. Otherwise, other signals can introduce jitter into the input clock
signal. Also, the clock signal can introduce noise into the analog path if it is not properly isolated.
THE LVDS OUTPUTS
The Data, ORI, ORQ, DCLKI and DCLKQ outputs are LVDS. The electrical specifications of the LVDS outputs
are compatible with typical LVDS receivers available on ASIC and FPGA chips; but they are not IEEE or ANSI
communications standards compliant due to the low +1.9V supply used on this chip. These outputs should be
terminated with a 100Ω differential resistor placed as closely to the receiver as possible. This section covers
common-mode and differential voltage, and data rate.
Common-mode and Differential Voltage
The LVDS outputs have selectable common-mode and differential voltage, VOS and VOD; see Converter Electrical
Characteristics – Digital Control and Output Pin Characteristics. See Output Control and Adjust for more
information.
Selecting the higher VOS will also increase VOD slightly. The differential voltage, VOD, may be selected for the
higher or lower value. For short LVDS lines and low noise systems, satisfactory performance may be realized
with the lower VOD. This will also result in lower power consumption. If the LVDS lines are long and/or the system
in which the ADC10D1000/1500 is used is noisy, it may be necessary to select the higher VOD
.
Output Data Rate
The data is produced at the output at the same rate as it is sampled at the input. The minimum recommended
input clock rate for this device is fCLK(MIN); see Converter Electrical Characteristics – AC Electrical Characteristics.
However, it is possible to operate the device in 1:2 Demux Mode and capture data from just one 10-bit bus, e.g.
just DI (or DId) although both DI and DId are fully operational. This will decimate the data by two and effectively
halve the data rate.
Terminating RSV Pins
The RSV pins are used for internal purposes. They may be left unconnected and floating or connected as shown
in Figure 74.
V
A
1 k5
1005
1 k5
RSV1+
RSV1-
To FPGA or Floating
To FPGA or Floating
GND
Figure 74. RSV Pin Connection
This board configuration is recommended if the RSV pins are connected to FPGA input pins and must be forced
to a known voltage. The value of the 100Ω resistor should not be changed, but the 1kΩ resistors may be
changed based upon the requirements of the specific FPGA.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
63
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Terminating Unused LVDS Output Pins
If the ADC is used in Non-Demux Mode, then only the DI and DQ data outputs will have valid data present on
them. The DId and DQd data outputs may be left not connected; if unused, they are internally tri-stated.
Similarly, if the Q-channel is powered-down (i.e. PDQ is logic-high), the DQ data output pins, DCLKQ and ORQ
should be left not connected.
SYNCHRONIZING MULTIPLE ADC10D1000/1500S IN A SYSTEM
The ADC10D1000/1500 has two features to assist the user with synchronizing multiple ADCs in a system;
AutoSync and DCLK Reset. The AutoSync feature is new and designates one ADC10D1000/1500 as the Master
ADC and other ADC10D1000/1500s in the system as Slave ADCs. The DCLK Reset feature performs the same
function as the AutoSync feature, but is the first generation solution to synchronizing multiple ADCs in a system;
it is disabled by default. For the application in which there are multiple Master and Slave ADC10D1000/1500s in
a system, AutoSync may be used to synchronize the Slave ADC10D1000/1500(s) to each respective Master
ADC10D1000/1500 and the DCLK Reset may be used to synchronize the Master ADC10D1000/1500s to each
other.
If the AutoSync or DCLK Reset feature is not used, see Table 19 for recommendations about terminating unused
pins.
Table 19. Unused AutoSync and DCLK Reset Pin Recommendation
Pin(s)
Unused termination
Do not connect.
RCLK+/-
RCOUT1+/-
RCOUT2+/-
DCLK_RST+
DCLK_RST-
Do not connect.
Do not connect.
Connect to GND via 1kΩ resistor.
Connect to VA via 1kΩ resistor.
AutoSync Feature
AutoSync is a new feature which continuously synchronizes the outputs of multiple ADC10D1000/1500s in a
system. It may be used to synchronize the DCLK and data outputs of one or more Slave ADC10D1000/1500s to
one Master ADC10D1000/1500. Several advantages of this feature include: no special synchronization pulse
required, any upset in synchronization is recovered upon the next DCLK cycle, and the Master/Slave
ADC10D1000/1500s may be arranged as a binary tree so that any upset will quickly propagate out of the
system.
An example system is shown below in Figure 75 which consists of one Master ADC and two Slave ADCs. For
simplicity, only one DCLK is shown; in reality, there is DCLKI and DCLKQ, but they are always in phase with one
another.
Slave 1
ADC10D1000
Slave 2
ADC10D1000
RCOut1
RCOut2
DCLK
RCOut1
RCOut2
DCLK
Master
ADC10D1000
RCOut1
RCOut2
DCLK
CLK
Figure 75. AutoSync Example
64
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
In order to synchronize the DCLK (and Data) outputs of multiple ADCs, the DCLKs must transition at the same
time, as well as be in phase with one another. The DCLK at each ADC is generated from the CLK after some
latency, plus tOD minus tAD. Therefore, in order for the DCLKs to transition at the same time, the CLK signal must
reach each ADC at the same time. To tune out any differences in the CLK path to each ADC, the tAD adjust
feature may be used. However, using the tAD adjust feature will also affect when the DCLK is produced at the
output. If the device is in Demux Mode, then there are four possible phases which each DCLK may be generated
on because the typical CLK = 1GHz and DCLK = 250 MHz for this case. The RCLK signal controls the phase of
the DCLK, so that each Slave DCLK is on the same phase as the Master DCLK.
The AutoSync feature may only be used via the Control Registers.
DCLK Reset Feature
The DCLK reset feature is available via ECM, but it is disabled by default. DCLKI and DCLKQ are always
synchronized, by design, and do not require a pulse from DCLK_RST to become synchronized.
The DCLK_RST signal must observe certain timing requirements, which are shown in Figure 9 of the Timing
Diagrams. The DCLK_RST pulse must be of a minimum width and its deassertion edge must observe setup and
hold times with respect to the CLK input rising edge. These timing specifications are listed as tPWR, tSR and tHR
and may be found in Converter Electrical Characteristics – AC Electrical Characteristics.
The DCLK_RST signal can be asserted asynchronously to the input clock. If DCLK_RST is asserted, the DCLK
output is held in a designated state (logic-high) in Demux Mode; in Non-Demux Mode, the DCLK continues to
function normally. Depending upon when the DCLK_RST signal is asserted, there may be a narrow pulse on the
DCLK line during this reset event. When the DCLK_RST signal is de-asserted, there are tSYNC_DLY CLK cycles of
systematic delay and the next CLK rising edge synchronizes the DCLK output with those of other
ADC10D1000/1500s in the system. For 90° Mode (DDRPh = logic-high), the synchronizing edge occurs on the
rising edge of CLK, 4 cycles after the first rising edge of CLK after DCLK_RST is released. For 0° Mode (DDRPh
= logic-low), this is 5 cycles instead. The DCLK output is enabled again after a constant delay of tOD
.
For both Demux and Non-Demux Modes, there is some uncertainty about how DCLK comes out of the reset
state for the first DCLK_RST pulse. For the second (and subsequent) DCLK_RST pulses, the DCLK will come
out of the reset state in a known way. Therefore, if using the DCLK Reset feature, it is recommended to apply
one "dummy" DCLK_RST pulse before using the second DCLK_RST pulse to synchronize the outputs. This
recommendation applies each time the device or channel is powered-on.
When using DCLK_RST to synchronize multiple ADC10D1000/1500s, it is required that the Select Phase bits in
the Control Register (Addr: Eh, Bits 3,4) be the same for each Master ADC10D1000/1500.
SUPPLY/GROUNDING, LAYOUT AND THERMAL RECOMMENDATIONS
Power Planes
All supply buses for the ADC should be sourced from a common linear voltage regulator. This ensures that all
power buses to the ADC are turned on and off simultaneously. This single source will be split into individual
sections of the power plane, with individual decoupling and connection to the different power supply buses of the
ADC. Due to the low voltage but relatively high supply current requirement, the optimal solution may be to use a
switching regulator to provide an intermediate low voltage, which is then regulated down to the final ADC supply
voltage by a linear regulator. Please refer to the documentation provided for the ADC10D1000/1500RB for
additional details on specific regulators that are recommended for this configuration.
Power for the ADC should be provided through a broad plane which is located on one layer adjacent to the
ground plane(s). Placing the power and ground planes on adjacent layers will provide low impedance decoupling
of the ADC supplies, especially at higher frequencies. The output of a linear regulator should feed into the power
plane through a low impedance multi-via connection. The power plane should be split into individual power
peninsulas near the ADC. Each peninsula should feed a particular power bus on the ADC, with decoupling for
that power bus connecting the peninsula to the ground plane near each power/ground pin pair. Using this
technique can be difficult on many printed circuit CAD tools. To work around this, zero ohm resistors can be used
to connect the power source net to the individual nets for the different ADC power buses. As a final step, the
zero ohm resistors can be removed and the plane and peninsulas can be connected manually after all other error
checking is completed.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
65
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Bypass Capacitors
The general recommendation is to have one 100nF capacitor for each power/ground pin pair. The capacitors
should be surface mount multi-layer ceramic chip capacitors similar to Panasonic part number ECJ-0EB1A104K.
Ground Planes
Grounding should be done using continuous full ground planes to minimize the impedance for all ground return
paths, and provide the shortest possible image/return path for all signal traces.
Power System Example
The ADC10D1000/1500RB uses continuous ground planes (except where clear areas are needed to provide
appropriate impedance management for specific signals), see Figure 76. Power is provided on one plane, with
the 1.9V ADC supply being split into multiple zones or peninsulas for the specific power buses of the ADC.
Decoupling capacitors are connected between these power bus peninsulas and the adjacent power planes using
vias. The capacitors are located as close to the individual power/ground pin pairs of the ADC as possible. In
most cases, this means the capacitors are located on the opposite side of the PCB to the ADC.
HV or Unreg
Voltage
Linear
Regulator
Switching
Regulator
Cross Section
Line
Intermediate
Voltage
1.9V ADC Main
VTC VA VE
VDR
ADC
Top Layer Signal 1
Ground 1
Dielectric 1
Dielectric 2
Dielectric 3
Dielectric 4
Dielectric 5
Dielectric 6
Dielectric 7
Signal 2
Ground 2
Signal 3
Power 1
Ground 3
Bottom Layer Signal ꢀ
Figure 76. Power and Grounding Example
Thermal Management
The Heat Slug Ball Grid Array (NXA) package is a modified version of the industry standard plastic BGA (Ball
Grid Array) package. Inside the package, a copper heat spreader cap is attached to the substrate top with
exposed metal in the center top area of the package. This results in a 20% improvement (typical) in thermal
performance over the standard plastic BGA package.
66
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Q
JC_1
Copper Heat Slug
Mold Compound
Not to Scale
Cross Section Line
IC Die
Substrate
Q
JC_2
Figure 77. HSBGA (NXA) Conceptual Drawing
The center balls are connected to the bottom of the die by vias in the package substrate, Figure 77. This gives a
low thermal resistance between the die and these balls. Connecting these balls to the PCB ground planes with a
low thermal resistance path is the best way dissipate the heat from the ADC. These pins should also be
connected to the ground plane via a low impedance path for electrical purposes. The direct connection to the
ground planes is an easy method to spread heat away from the ADC. Along with the ground plane, the parallel
power planes will provide additional thermal dissipation.
The center ground balls should be soldered down to the recommended ball pads (See AN-1126). These balls will
have wide traces which in turn have vias which connect to the internal ground planes, and a bottom ground
pad/pour if possible. This ensures a good ground is provided for these balls, and that the optimal heat transfer
will occur between these balls and the PCB ground planes.
In spite of these package enhancements, analysis using the standard JEDEC JESD51-7 four-layer PCB thermal
model shows that ambient temperatures must be limited to a max of 70°C to ensure a safe operating junction
temperature for the ADC10D1500. However, most applications using the ADC10D1500 will have a printed circuit
board which is more complex than that used in JESD51-7. Typical circuit boards will have more layers than the
JESD51-7 (eight or more), several of which will be used for ground and power planes. In those applications, the
thermal resistance parameters of the ADC10D1500 and the circuit board can be used to determine the actual
safe ambient operating temperature up to a maximum of 85°C.
Three key parameters are provided to allow for modeling and calculations. Because there are two main thermal
paths between the ADC die and external environment, the thermal resistance for each of these paths is provided.
θJC1 represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA
package. θJC2 represents the thermal resistance between the die and the center group of balls on the bottom of
the HSBGA package. The final parameter is the allowed maximum junction temperature, which is 138°C.
In other applications, a heat sink or other thermally conductive path can be added to the top of the HSBGA
package to remove heat. In those cases, θJC1 can be used along with the thermal parameters for the heat sink or
other thermal coupling added. Representative heat sinks which might be used with the ADC10D1000/1500
include the Cool Innovations p/n 3-1212XXG and similar products from other vendors. In many applications, the
printed circuit board will provide the primary thermal path conducting heat away from the ADC package. In those
cases, θJC2 can be used in conjunction with printed circuit board thermal modeling software to determine the
allowed operating conditions that will maintain the die temperature below the maximum allowable limit. Additional
dissipation can be achieved by coupling a heat sink to the copper pour area on the bottom side of the printed
circuit board.
Typically, dissipation will occur through one predominant thermal path. In these cases, the following calculations
can be used to determine the maximum safe ambient operating temperature:
TJ = TA + PD × (θJC+θCA
)
138°C = TA + 3.98W × (θJC+θCA
)
For θJC, the value for the primary thermal path in the given application environment should be used (θJC1 or θJC2).
θCA is the thermal resistance from the case to ambient, which would typically be that of the heat sink used. Using
this relationship and the desired ambient temperature, the required heat sink thermal resistance can be found.
Alternately, the heat sink thermal resistance can be used to find the maximum ambient temperature. For more
complex systems, thermal modeling software can be used to evaluate the printed circuit board system and
determine the expected junction temperature given the total system dissipation and ambient temperature.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
67
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
SYSTEM POWER-ON CONSIDERATIONS
There are a couple important topics to consider associated with the system power-on event including
configuration and calibration, and the Data Clock.
Power-on, Configuration, and Calibration
Following the application of power to the ADC10D1000/1500, several events must take place before the output
from the ADC10D1000/1500 is valid and at full performance; at least one full calibration must be executed with
the device configured in the desired mode.
Following the application of power to the ADC10D1000/1500, there is a delay of tCalDly and then the Power-on
Calibration is executed. This is why it is recommended to set the CalDly Pin via an external pull-up or pull-down
resistor. Then, the state of that input will be determined at the same time that power is applied to the ADC and
tCalDly will be a known quantity. For the purpose of this section, it is assumed that CalDly is set as recommended.
The Control Bits or Pins must be set or written to configure the ADC10D1000/1500 in the desired mode. This
must take place via either Extended Control Mode or Non-ECM (Pin Control Mode) before subsequent
calibrations will yield an output at full performance in that mode. Some examples of modes include DES/Non-
DES Mode, Demux/Non-demux Mode, and Full-Scale Range.
The simplest case is when device is in Non-ECM and the Control Pins are set by pull-up/down resistors, see
Figure 78. For this case, the settings to the Control Pins ramp concurrently to the ADC voltage. Following the
delay of tCalDly and the calibration execution time, tCAL, the output of the ADC10D1000/1500 is valid and at full
performance. If it takes longer than tCalDly for the system to stabilize at its operating temperature, it is
recommended to execute an on-command calibration at that time.
Another case is when the FPGA writes to the Control Pins (Non-ECM) or to the SPI (ECM), see Figure 79. It is
always necessary to comply with the Operating Ratings and Absolute Maximum ratings, i.e. the Control Pins may
not be driven below the ground or above the supply, regardless of what the voltage currently applied to the
supply is. Therefore, it is not recommended to write to the Control Pins or SPI before power is applied to the
ADC10D1000/1500. As long as the FPGA has completed writing to the Control Pins or SPI, the Power-on
Calibration will result in a valid output at full performance. Once again, if it takes longer than tCalDly for the system
to stabilize at its operating temperature, it is recommended to execute an on-command calibration at that time.
Due to system requirements, it may not be possible for the FPGA to write to the Control Pins or SPI before the
Power-on Calibration takes place, see Figure 80. It is not critical to configure the device before the Power-on
Calibration, but it is critical to realize that the output for such a case is not at its full performance. Following an
On-command Calibration, the device will be at its full performance.
Pull-up/down
resistors set
Control Pins
Power to
ADC
ADC output
valid
CalDly
Calibration
Power-on
Calibration
On-command
Calibration
Figure 78. Power-on with Control Pins set by Pull-up/down Resistors
68
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
FPGA writes
Control Pins
Power to
ADC
ADC output
valid
CalDly
Calibration
Power-on
Calibration
On-command
Calibration
Figure 79. Power-on with Control Pins set by FPGA pre Power-on Cal
FPGA writes
Control Pins
Power to
ADC
CalDly
Calibration
Power-on
Calibration
On-command
Calibration
Figure 80. Power-on with Control Pins set by FPGA post Power-on Cal
Power-on and Data Clock (DCLK)
Many applications use the DCLK output for a system clock. For the ADC10D1000/1500, each I- and Q-channel
has its own DCLKI and DCLKQ, respectively. The DCLK output is always active, unless that channel is powered-
down or the DCLK Reset feature is used while the device is in Demux Mode. As the supply to the
ADC10D1000/1500 ramps, the DCLK also comes up, see this example from the ADC10D1000/1500RB:
Figure 81. While the supply is too low, there is no output at DCLK. As the supply continues to ramp, DCLK
functions intermittently with irregular frequency, but the amplitude continues to track with the supply. Much below
the low end of operating supply range of the ADC10D1000/1500, the DCLK is already fully operational.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
69
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Slope = 1.22V/ms
1900
1710
1490
1210
VA
660
635
520
300
DCLK
time
Figure 81. Supply and DCLK Ramping
RECOMMENDED SYSTEM CHIPS
TI recommends these other chips including temperature sensors, clocking devices, and amplifiers in order to
support the ADC10D1000/1500 in a system design.
Temperature Sensor
The ADC10D1000/1500 has an on-die temperature diode connected to pins Tdiode+/- which may be used to
monitor the die temperature. TI also provides a family of temperature sensors for this application which monitor
different numbers of external devices, see Table 20.
Table 20. Temperature Sensor Recommendation
Number of External Devices Monitored
Recommended Temperature Sensor
1
2
4
LM95235
LM95213
LM95214
The temperature sensor (LM95235/13/14) is an 11-bit digital temperature sensor with a 2-wire System
Management Bus (SMBus) interface that can monitor the temperature of one, two, or four remote diodes as well
as its own temperature. It can be used to accurately monitor the temperature of up to one, two, or four external
devices such as the ADC10D1000/1500, a FPGA, other system components, and the ambient temperature.
The temperature sensor reports temperature in two different formats for +127.875°C/-128°C range and 0°/255°C
range. It has a Sigma-Delta ADC core which provides the first level of noise immunity. For improved performance
in a noise environment, the temperature sensor includes programmable digital filters for Remote Diode
temperature readings. When the digital filters are invoked, the resolution for the Remote Diode readings
increases to 0.03125°C. For maximum flexibility and best accuracy, the temperature sensor includes offset
registers that allow calibration of other diode types.
Diode fault detection circuitry in the temperature sensor can detect the absence or fault state of a remote diode:
whether D+ is shorted to the power supply, D- or ground, or floating.
70
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
In the following of a typical application, the LM95213 is used to monitor the temperature of an
ADC10D1000/1500 as well as a FPGA, see Figure 82.
7
D1+
I
= I
F
E
100 pF
ADC10D1000
I
R
5
D-
I
E
= I
F
100 pF
FPGA
6
D2+
I
R
LM95213
Figure 82. Typical Temperature Sensor Application
Clocking Device
The clock source can be a PLL/VCO device such as the LMX2531LQxxxx family of products. The specific device
should be selected according to the desired ADC sampling clock frequency. The ADC10D1000/1500RB uses the
LMX2531LQ1510E, with the ADC clock source provided by the Aux PLL output. Other devices which may be
considered based on clock source, jitter cleaning, and distribution purposes are the LMK01XXX, LMK02XXX,
LMK03XXX and LMK04XXX product families.
Amplifier
The following amplifiers can be used for ADC10D1000/1500 applications which require DC coupled input or
signal gain, neither of which can be provided with a transformer coupled input circuit:
Table 21. Amplifier Recommendation
Amplifier
LMH6552
LMH6553
LMH6554
LMH6555
Bandwidth
1.5 GHz
900 MHz
2.5 GHz
1.2 GHz
Brief features
Configurable gain
Output clamp and configurable gain
Configurable gain
Fixed gain
Register Definitions
Ten read/write registers provide several control and configuration options in the Extended Control Mode. These
registers have no effect when the device is in the Non-extended Control Mode. Each register description below
also shows the Power-On Reset (POR) state of each control bit. See Table 22 for a summary. For a description
of the functionality and timing to read/write the control registers, see The Serial Interface.
Table 22. Register Addresses
A3
0
A2
0
A1
0
A0
0
Hex
0h
1h
2h
3h
4h
5h
Register Addressed
Configuration Register 1
VCMO Adjust
0
0
0
1
0
0
1
0
I-channel Offset
I-channel FSR
0
0
1
1
0
1
0
0
Calibration Adjust
Reserved
0
1
0
1
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
71
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Table 22. Register Addresses (continued)
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
6h
7h
8h
9h
Ah
Bh
Ch
Dh
Eh
Fh
Reserved
Reserved
Reserved
Reserved
Q-channel Offset
Q-channel FSR
Aperture Delay Coarse Adjust
Aperture Delay Fine Adjust and LC Filter Adjust
AutoSync
Reserved
Table 23. Configuration Register 1
Addr: 0h (0000b)
POR state: 2000h
Bit
15
14
DPS
0
13
OVS
1
12
11
PDI
0
10
PDQ
0
9
Res
0
8
LFS
0
7
DES
0
6
DEQ
0
5
DIQ
0
4
2SC
0
3
0
2
0
1
0
Name CAL
TPM
0
Res
POR
0
0
0
Bit 15
CAL: Calibration Enable. When this bit is set to 1b, an on-command calibration is initiated. This bit is not reset automatically
upon completion of the calibration. Therefore, the user must reset this bit to 0b and then set it to 1b again to execute another
calibration. This bit is logically OR'd with the CAL Pin; both bit and pin must be set to 0b before either is used to execute a
calibration.
Bit 14
Bit 13
DPS: DDR Phase Select. Set this bit to 0b to select the 0° Mode DDR Data-to-DCLK phase relationship and to 1b to select the
90° Mode. This bit has no effect when the device is in Non-Demux Mode.
OVS: Output Voltage Select. This bit sets the differential voltage level for the LVDS outputs including Data, OR, and DCLK. 0b
selects the lower level and 1b selects the higher level. See VOD in Converter Electrical Characteristics – Digital Control and
Output Pin Characteristicsfor details.
Bit 12
TPM: Test Pattern Mode. When this bit is set to 1b, the device will continually output a fixed digital pattern at the digital Data
and OR outputs. When set to 0b, the device will continually output the converted signal, which was present at the analog
inputs. See Test Pattern Mode for details about the TPM pattern.
Bit 11
Bit 10
PDI: Power-down I-channel. When this bit is set to 0b, the I-channel is fully operational, but when it is set to 1b, the I-channel
is powered-down. The I-channel may be powered-down via this bit or the PDI Pin, which is active, even in ECM.
PDQ: Power-down Q-channel. When this bit is set to 0b, the Q-channel is fully operational, but when it is set to 1b, the Q-
channel is powered-down. The Q-channel may be powered-down via this bit or the PDQ Pin, which is active, even in ECM.
Bit 9
Bit 8
Bit 7
Reserved. Must be set to 0b.
LFS: Low-Frequency Select. If the sampling clock (CLK) is at or below 300 MHz, set this bit to 1b.
DES: Dual-Edge Sampling Mode select. When this bit is set to 0b, the device will operate in the Non-DES Mode; when it is set
to 1b, the device will operate in the DES Mode. See DES/Non-DES Mode for more information.
Bit 6
Bit 5
DEQ: DES Q-input select, a.k.a. DESQ Mode. When the device is in DES Mode, this bit can select the input that the device
will operate on. The default setting of 0b selects the I-input and 1b selects the Q-input.
DIQ: DES I- and Q-input, a.k.a. DESIQ Mode. When in DES Mode, setting this bit to 1b shorts the I- and Q-inputs. If the bit is
left at its default 0b, the I- and Q-inputs remain electrically separate. To operate the device in DESIQ Mode, Bits<7:5> must be
set to 101b. In this mode, both the I- and Q-inputs must be externally driven.
Bit 4
2SC: Two's Complement output. For the default setting of 0b, the data is output in Offset Binary format; when set to 1b, the
data is output in Two's Complement format.
Bits 3:0
Reserved. Must be set to 0b.
72
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Table 24. VCMO Adjust
Addr: 1h (0001b)
POR state: 2A00h
Bit
15
14
0
13
1
12
0
11
1
10
0
9
1
8
0
7
0
6
VCA(2:0)
0
5
0
4
0
3
0
2
Res
0
1
0
Name
POR
Res
0
0
0
Bits 15:8
Bits 7:5
Reserved. Must be set as shown.
VCA(2:0): VCMO Adjust. Adjusting from the default VCA(2:0) = 0d to VCA(2:0) = 7d decreases VCMO from it's typical value (see
VCMO in Converter Electrical Characteristics – Analog Input/Output and Reference Characteristics) to 1.05V by increments of
~28.6 mV.
Code
VCMO
000 (default)
VCMO
100
VCMO- 114 mV
VCMO- 200 mV
111
Bits 4:0
Reserved. Must be set as shown.
Table 25. I-channel Offset Adjust
Addr: 2h (0010b)
POR state: 0000h
Bit
15
14
Res
0
13
0
12
OS
0
11
0
10
0
9
0
8
0
7
0
6
5
4
0
3
0
2
0
1
0
Name
POR
OM(11:0)
0
0
0
0
0
Bits 15:13 Reserved. Must be set to 0b.
Bit 12
OS: Offset Sign. The default setting of 0b incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting
this bet to 1b incurs a negative offset of the set magnitude.
Bits 11:0
OM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding).
The range is from 0 mV for OM(11:0) = 0d to 45 mV for OM(11:0) = 4095d in steps of ~11 µV. Monotonicity is specified by
design only for the 9 MSBs.
Code
Offset [mV]
0000 0000 0000 (default)
1000 0000 0000
1111 1111 1111
0
22.5
45
Table 26. I-channel Full Scale Range Adjust
Addr: 3h (0011b)
Bit 15
Name Res
POR state: 4000h
14
1
13
0
12
0
11
0
10
0
9
0
8
0
7
FM(14:0)
0
6
0
5
0
4
0
3
0
2
0
1
0
POR
0
0
0
Bit 15
Reserved. Must be set to 0b.
Bits 14:0
FM(14:0): FSR Magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The range is from
600 mV (0d) to 980 mV (32767d) with the default setting at 790 mV (16384d). Monotonicity is specified by design only for the
9 MSBs. The mid-range (low) setting in ECM corresponds to the nominal (low) setting in Non-ECM. A greater range of FSR
values is available in ECM, i.e. FSR values above 790 mV. See VIN_FSR in Converter Electrical Characteristics – Analog
Input/Output and Reference Characteristics for characterization details.
Code
FSR [mV]
600
000 0000 0000 0000
100 0000 0000 0000 (default)
111 1111 1111 1111
790
980
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
73
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Table 27. Calibration Adjust
Addr: 4h (0100b)
POR state: DA7Fh
Bit
15
14
CSS
1
13
0
12
1
11
1
10
0
9
8
7
SSC
0
6
1
5
1
4
1
3
Res
1
2
1
1
0
Name Res
Res
CMS(1:0)
POR
1
1
0
1
1
Bit 15
Bit 14
Reserved. Must be set as shown.
CSS: Calibration Sequence Select. The default 1b selects the following calibration sequence: reset all previously calibrated
elements to nominal values, do RIN Calibration, do internal linearity Calibration. Setting CSS = 0b selects the following
calibration sequence: do not reset RIN to its nominal value, skip RIN calibration, do internal linearity Calibration. The calibration
must be completed at least one time with CSS = 1b to calibrate RIN. Subsequent calibrations may be run with CSS = 0b (skip
RIN calibration) or 1b (full RIN and internal linearity Calibration).
Bits 13:10 Reserved. Must be set as shown.
Bits 9:8
CMS(1:0): Calibration Mode Select. These bits affect the length of time taken to calibrate the internal linearity. See tCAL in
Converter Electrical Characteristics – AC Electrical Characteristics.
Bit 7
SSC: SPI Scan Control. Setting this control bit to 1b allows the calibration values, stored in Addr: 5h, to be read/written. When
not reading/writing the calibration values, this control bit should left at its default 0b setting.
Bits 6:0
Reserved. Must be set as shown.
Table 28. Calibration Values
Addr: 5h (0101b)
POR state: XXXXh
Bit
15
14
X
13
X
12
X
11
X
10
X
9
8
7
6
5
4
3
2
1
0
Name
POR
SS(15:0)
X
X
X
X
X
X
X
X
X
X
X
Bits 15:0
SS(15:0): SPI Scan. When the ADC performs a self-calibration, the values for the calibration are stored in this register and may
be read from/ written to it. Set SSC (Addr: 4h, Bit 7) to read/write.
Table 29. Reserved
Addr: 6h (0110b)
POR state: 1C70h
Bit
15
14
0
13
0
12
1
11
1
10
1
9
0
8
0
7
0
6
1
5
1
4
1
3
0
2
0
1
0
Name
POR
Res
0
0
0
Bits 15:0
Reserved. Must be set as shown.
Table 30. Reserved
Addr: 7h (0111b)
POR state: 0000h
Bit
15
14
0
13
0
12
0
11
0
10
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
Name
POR
Res
0
0
0
Bits 15:0
Reserved. Must be set as shown.
74
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Table 31. Reserved
Addr: 8h (1000b)
POR state: 0000h
Bit
15
14
0
13
0
12
0
11
0
10
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
Name
POR
Res
0
0
0
Bits 15:0
Reserved. Must be set as shown.
Table 32. Reserved
Addr: 9h (1001b)
POR state: 0000h
Bit
15
14
0
13
0
12
0
11
0
10
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
Name
POR
Res
0
0
0
Bits 15:0
Reserved. Must be set as shown.
Table 33. Q-channel Offset Adjust
Addr: Ah (1010b)
POR state: 0000h
Bit
15
14
Res
0
13
0
12
OS
0
11
0
10
0
9
0
8
0
7
0
6
5
4
0
3
0
2
0
1
0
Name
POR
OM(11:0)
0
0
0
0
0
Bits 15:13 Reserved. Must be set to 0b.
Bit 12
OS: Offset Sign. The default setting of 0b incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting
this bet to 1b incurs a negative offset of the set magnitude.
Bits 11:0
OM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding).
The range is from 0 mV for OM(11:0) = 0d to 45 mV for OM(11:0) = 4095d in steps of ~11 µV. Monotonicity is specified by
design only for the 9 MSBs.
Code
Offset [mV]
0000 0000 0000 (default)
1000 0000 0000
1111 1111 1111
0
22.5
45
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
75
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
Table 34. Q-channel Full-Scale Range Adjust
Addr: Bh (1011b)
Bit 15
Name Res
POR state: 4000h
14
1
13
0
12
0
11
0
10
0
9
0
8
0
7
FM(14:0)
0
6
0
5
0
4
0
3
0
2
0
1
0
POR
0
0
0
Bit 15
Reserved. Must be set to 0b.
Bits 14:0
FM(14:0): FSR Magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The range is from
600 mV (0d) to 980 mV (32767d) with the default setting at 790 mV (16384d). Monotonicity is specified by design only for the
9 MSBs. The mid-range (low) setting in ECM corresponds to the nominal (low) setting in Non-ECM. A greater range of FSR
values is available in ECM, i.e. FSR values above 790 mV. See VIN_FSR in Converter Electrical Characteristics – Analog
Input/Output and Reference Characteristics for characterization details.
Code
FSR [mV]
600
000 0000 0000 0000
100 0000 0000 0000 (default)
111 1111 1111 1111
790
980
Table 35. Aperture Delay Coarse Adjust
Addr: Ch (1100b)
POR state: 0004h
Bit
15
14
0
13
0
12
0
11
0
10
9
8
0
7
0
6
0
5
0
4
0
3
STA
0
2
DCC
1
1
0
Name
POR
CAM(11:0)
Res
0
0
0
0
0
Bits 15:4
CAM(11:0): Coarse Adjust Magnitude. This 12-bit value determines the amount of delay that will be applied to the input CLK
signal. The range is 0 ps delay for CAM(11:0) = 0d to a maximum delay of 825 ps for CAM(11:0) = 2431d (±95 ps due to PVT
variation) in steps of ~340 fs. For code CAM(11:0) = 2432d and above, the delay saturates and the maximum delay applies.
Additional, finer delay steps are available in register Dh. Either STA (Bit 3) or SA (Addr: Dh, Bit 8) must be selected to enable
this function.
Bit 3
STA: Select tAD Adjust. Set this bit to 1b to enable the tAD adjust feature, which will make both coarse and fine adjustment
settings, i.e. CAM(11:0) and FAM(5:0), available.
Bit 2
DCC: Duty Cycle Correct. This bit can be set to 0b to disable the automatic duty-cycle stabilizer feature of the chip. This
feature is enabled by default.
Bits 1:0
Reserved. Must be set to 0b.
Table 36. Aperture Delay Fine Adjust and LC Filter Adjust
Addr: Dh (1101b)
POR state: 0000h
Bit
15
14
0
13
12
0
11
0
10
0
9
Res
0
8
SA
0
7
0
6
0
5
0
4
3
0
2
0
1
0
Name
POR
FAM(5:0)
LCF(7:0)
0
0
0
0
0
Bits 15:10 FAM(5:0): Fine Aperture Adjust Magnitude. This 6-bit value determines the amount of additional delay that will be applied to
the input CLK when the Clock Phase Adjust feature is enabled via STA (Addr: Ch, Bit 3) or SA (Addr: Dh, Bit 8). The range is
straight binary from 0 ps delay for FAM(5:0) = 0d to 2.3 ps delay for FAM(5:0) = 63d (±300 fs due to PVT variation) in steps of
~36 fs.
Bit 9
Bit 8
Reserved. Must be set to 0b.
SA: Select tAD and LC filter Adjust. Set this bit to 1b to enable the tAD and LC filter adjust features. Using this bit is the same as
enabling STA (Addr: Ch, Bit 3), but also enables the LC filter to clean the clock jitter. If SA is enabled, then the value of the
STA bit is ignored.
Bits 7:0
LCF(7:0): LC tank select Frequency. Use these bits to select the center frequency of the LC filter on the clock input. The range
is from 0.8 GHz (255d) to 1.5 GHz (0d). Note that the tuning range is not binary encoded, and the eight bits are thermometer
encoded, i.e. the mid value of 1.1 GHz tuning is achieved with LCF(7:0) = 0000 1111b.
76
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
www.ti.com
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
Table 37. AutoSync
Addr: Eh (1110b)
POR state: 0003h
Bit
15
14
0
13
0
12
0
11
10
0
9
0
8
0
7
0
6
0
5
Res
0
4
3
0
2
ES
0
1
DOC
1
0
DR
1
Name
POR
DRC(9:0)
SP(1:0)
0
0
0
Bits 15:6
DRC(9:0): Delay Reference Clock (9:0). These bits may be used to increase the delay on the input reference clock when
synchronizing multiple ADCs. The minimum delay is 0s (0d) to 1000 ps (639d). The delay remains the maximum of 1000 ps for
any codes above or equal to 639d.
Bit 5
Reserved. Must be set to 0b.
Bits 4:3
SP(1:0): Select Phase. These bits select the phase of the reference clock which is latched. The codes correspond to the
following phase shift:
00 = 0°
01 = 90°
10 = 180°
11 = 270°
Bit 2
Bit 1
Bit 0
ES: Enable Slave. Set this bit to 1b to enable the Slave Mode of operation. In this mode, the internal divided clocks are
synchronized with the reference clock coming from the master ADC. The master clock is applied on the input pins RCLK. If this
bit is set to 0b, then the device is in Master Mode.
DOC: Disable Output reference Clocks. Setting this bit to 0b sends a CLK/4 signal on RCOut1 and RCOut2. The default
setting of 1b disables these output drivers. This bit functions as described, regardless of whether the device is operating in
Master or Slave Mode, as determined by ES (Bit 2).
DR: Disable Reset. The default setting of 1b leaves the DCLK_RST functionality disabled. Set this bit to 0b to enable
DCLK_RST functionality.
Table 38. Reserved
Addr: Fh (1111b)
POR state: 000Ch
Bit
15
14
0
13
0
12
0
11
0
10
0
9
0
8
0
7
0
6
0
5
0
4
0
3
1
2
1
1
0
Name
POR
Res
0
0
0
Bits 15:0
Reserved. This address is read only.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
77
Product Folder Links: ADC10D1000 ADC10D1500
ADC10D1000, ADC10D1500
SNAS462Q –OCTOBER 2008–REVISED MARCH 2013
www.ti.com
REVISION HISTORY
Changes from Revision P (March 2013) to Revision Q
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 71
78
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: ADC10D1000 ADC10D1500
PACKAGE OPTION ADDENDUM
www.ti.com
30-Sep-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
40
40
40
40
(1)
(2)
(3)
(4/5)
(6)
ADC10D1000CIUT
ADC10D1000CIUT/NOPB
ADC10D1500CIUT
ACTIVE
BGA
BGA
BGA
BGA
NXA
292
292
292
292
Non-RoHS
& Green
Call TI
Level-3-220C-168 HR
Level-3-250C-168 HR
Level-3-220C-168 HR
Level-3-250C-168 HR
-40 to 85
-40 to 85
-40 to 85
-40 to 85
ADC10D1000
CIUT
ACTIVE
ACTIVE
ACTIVE
NXA
RoHS & Green
SNAG
Call TI
SNAG
ADC10D1000
CIUT
NXA
Non-RoHS
& Green
ADC10D1500
CIUT
ADC10D1500CIUT/NOPB
NXA
RoHS & Green
ADC10D1500
CIUT
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
30-Sep-2021
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
23-Jun-2023
TRAY
L - Outer tray length without tabs
KO -
Outer
tray
height
W -
Outer
tray
width
Text
P1 - Tray unit pocket pitch
CW - Measurement for tray edge (Y direction) to corner pocket center
CL - Measurement for tray edge (X direction) to corner pocket center
Chamfer on Tray corner indicates Pin 1 orientation of packed units.
*All dimensions are nominal
Device
Package Package Pins SPQ Unit array
Max
matrix temperature
(°C)
L (mm)
W
K0
P1
CL
CW
Name
Type
(mm) (µm) (mm) (mm) (mm)
ADC10D1000CIUT
NXA
NXA
BGA
BGA
292
292
40
40
4 X 10
4 X 10
150
150
322.6 135.9 7620 29.2
322.6 135.9 7620 29.2
26.1 24.15
26.1 24.15
ADC10D1000CIUT/
NOPB
ADC10D1500CIUT
NXA
NXA
BGA
BGA
292
292
40
40
4 X 10
4 X 10
150
150
322.6 135.9 7620 29.2
322.6 135.9 7620 29.2
26.1 24.15
26.1 24.15
ADC10D1500CIUT/
NOPB
Pack Materials-Page 1
MECHANICAL DATA
NXA0292A
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated
相关型号：
ADC10D1500CIUT/NOPB
IC 1-CH 10-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, PBGA292, 27 X 27 MM, 2.40 MM HEIGHT, 1.27 MM PITCH, LEAD FREE, MS-034BAL-2, BGA-292, Analog to Digital Converter
NSC
ADC10D1500CIUT/NOPB
1-CH 10-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, PBGA292, 27 X 27 MM, 2.40 MM HEIGHT, 1.27 MM PITCH, LEAD FREE, MS-034BAL-2, BGA-292
ROCHESTER
©2020 ICPDF网 联系我们和版权申明