首页 |元器件品牌

K3N7C1000M-GC150 [SAMSUNG]

MASK ROM, 4MX16, 150ns, CMOS, PDSO44, 0.600 INCH, SOP-44;
K3N7C1000M-GC150
型号： K3N7C1000M-GC150
厂家： SAMSUNG    SAMSUNG
描述：

MASK ROM, 4MX16, 150ns, CMOS, PDSO44, 0.600 INCH, SOP-44

有原始数据的样本ROM 光电二极管 内存集成电路
文件： 总4页 (文件大小：72K)
中文：  中文翻译
下载：  下载PDF数据表文档文件
 查看货源
K3N7C1000M-GC  
CMOS MASK ROM  
64M-Bit (8Mx8 /4Mx16) CMOS MASK ROM  
FEATURES  
GENERAL DESCRIPTION  
· Switchable organization  
8,388,608 x 8(byte mode)  
4,194,304 x 16(word mode)  
· Fast access time : 120ns(Max.)  
· Supply voltage : single +5V  
· Current consumption  
Operating : 70mA(Max.)  
Standby : 50mA(Max.)  
· Fully static operation  
The K3N7C1000M-GC is a fully static mask programmable  
ROM fabricated using silicon gate CMOS process technology,  
and is organized either as 8,388,608 x 8 bit(byte mode) or as  
4,194,304 x 16 bit(word mode) depending on BHE voltage  
level.(See mode selection table)  
This device operates with a 5V single power supply, and all  
inputs and outputs are TTL compatible.  
Because of its asynchronous operation, it requires no external  
clock assuring extremely easy operation.  
· All inputs and outputs TTL compatible  
· Three state outputs  
· Package  
It is suitable for use in program memory of microprocessor, and  
data memory, character generator.  
-. K3N7C1000M-GC : 44-SOP-600  
The K3N7C1000M-GC is packaged in a 44-SOP.  
FUNCTIONAL BLOCK DIAGRAM  
PIN CONFIGURATION  
A21  
X
MEMORY CELL  
MATRIX  
(4,194,304x16/  
8,388,608x8)  
BUFFERS  
AND  
DECODER  
A21  
A18  
A20  
A19  
A8  
1
2
44  
43  
42  
41  
.
.
.
.
.
.
.
.
A17  
A7  
3
4
A9  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
5
40 A10  
6
A11  
A12  
39  
38  
Y
SENSE AMP.  
BUFFERS  
7
BUFFERS  
AND  
DECODER  
8
37 A13  
A14  
36  
9
SOP  
A0  
A15  
35  
10  
11  
A16  
34  
A-1  
CE 12  
BHE  
33  
.
.
.
VSS  
13  
32 VSS  
OE  
Q0  
Q8  
Q1  
Q9  
14  
15  
16  
17  
18  
19  
Q15/A-1  
31  
30  
29  
28  
27  
26  
25  
24  
23  
CE  
Q7  
Q0/Q8  
Q7/Q15  
CONTROL  
LOGIC  
Q14  
Q6  
OE  
BHE  
Q13  
Q5  
Q2  
Q10 20  
Q12  
Q4  
Q3  
21  
22  
Pin Name  
A0 - A21  
Pin Function  
Address Inputs  
Q11  
VCC  
Q0 - Q14  
Data Outputs  
K3N7C1000M-GC  
Output 15(Word mode)/  
LSB Address(Byte mode)  
Q15 /A-1  
BHE  
CE  
Word/Byte selection  
Chip Enable  
Output Enable  
Power (+5V)  
Ground  
OE  
VCC  
VSS  
K3N7C1000M-GC  
CMOS MASK ROM  
ABSOLUTE MAXIMUM RATINGS  
Item  
Symbol  
VIN  
Rating  
Unit  
Voltage on Any Pin Relative to VSS  
Temperature Under Bias  
Storage Temperature  
-0.3 to +7.0  
-10 to +85  
-55 to +150  
V
TBIAS  
TSTG  
°C  
°C  
NOTE : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the  
conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may  
affect device reliability.  
RECOMMENDED OPERATING CONDITIONS(Voltage reference to VSS, TA=0 to 70°C)  
Item  
Min  
4.5  
0
Symbol  
VCC  
Typ  
5.0  
0
Max  
5.5  
0
Unit  
V
Supply Voltage  
Supply Voltage  
VSS  
V
DC CHARACTERISTICS  
Parameter  
Symbol  
Test Conditions  
Min  
Max  
Unit  
Operating Current  
ICC  
ISB1  
ISB2  
ILI  
CE=OE=VIL, all outputs open  
CE=VIH, all outputs open  
CE=VCC, all outputs open  
VIN=0 to VCC  
-
70  
mA  
mA  
mA  
mA  
mA  
V
Standby Current(TTL)  
-
-
1
50  
Standby Current(CMOS)  
Input Leakage Current  
Output Leakage Current  
Input High Voltage, All Inputs  
Input Low Voltage, All Inputs  
Output High Voltage Level  
Output Low Voltage Level  
-
10  
ILO  
VOUT=0 to VCC  
-
10  
VIH  
VIL  
2.2  
-0.3  
2.4  
-
VCC+0.3  
0.8  
V
IOH=-400mA  
VOH  
VOL  
-
V
IOL=2.1mA  
0.4  
V
NOTE : Minimum DC Voltage(VIL) is -0.3V an input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.  
Maximum DC voltage on input pins(VIH) is VCC+0.3V which, during transitions, may overshoot to VCC+2.0V for periods <20ns.  
MODE SELECTION  
CE  
H
OE  
X
BHE  
X
Q15/A-1  
Mode  
Data  
High-Z  
Power  
X
X
Standby  
Operating  
Operating  
Standby  
Active  
L
H
X
High-Z  
H
Output  
Q0~Q15 : Dout  
Active  
L
L
Q0~Q7 : Dout  
Q8~Q14 : High-Z  
L
Input  
Operating  
Active  
CAPACITANCE(TA=25°C, f=1.0MHz)  
Item  
Output Capacitance  
Input Capacitance  
Symbol  
Test Conditions  
VOUT=0V  
Min  
Max  
12  
Unit  
pF  
COUT  
CIN  
-
-
VIN=0V  
12  
pF  
NOTE : Capacitance is periodically sampled and not 100% tested.  
K3N7C1000M-GC  
CMOS MASK ROM  
AC CHARACTERISTICS(TA=0°C to +70°C, VCC=5V±10%, unless otherwise noted.)  
TEST CONDITIONS  
Item  
Value  
0.6V to 2.4V  
Input Pulse Levels  
Input Rise and Fall Times  
Input and Output timing Levels  
Output Loads  
10ns  
0.8V and 2.0V  
1 TTL Gate and CL=100pF  
READ CYCLE  
Item  
K3N7C1000M-GC12  
K3N7C1000M-GC15  
Symbol  
Unit  
Min  
Max  
Min  
Max  
Read Cycle Time  
tRC  
tACE  
tAA  
120  
150  
ns  
ns  
ns  
ns  
Chip Enable Access Time  
Address Access Time  
Output Enable Access Time  
120  
120  
60  
150  
150  
70  
tOE  
Output or Chip Disable to  
Output High-Z  
tDF  
tOH  
20  
30  
ns  
ns  
Output Hold from Address Change  
0
0
TIMING DIAGRAM  
READ  
ADD  
ADD1  
ADD2  
A0~A21  
A-1(*1)  
tRC  
tDF(*3)  
tACE  
CE  
OE  
tOE  
tAA  
tOH  
DOUT  
D0~D7  
VALID DATA  
VALID DATA  
D8~D15(*2)  
NOTES :  
*1. Byte Mode only. A-1 is Least Significant Bit Address.(BHE = VIL)  
*2. Word Mode only.(BHE = VIH)  
*3. tDF is defined as the time at which the outputs achieve the open circuit condition and is not referenced to VOH or VOL level.  
K3N7C1000M-GC  
CMOS MASK ROM  
PACKAGE DIMENSIONS  
(Unit : mm/inch)  
44-SOP-600  
0~8°  
#44  
#23  
16.04±0.30  
12.60±0.20  
0.631±0.012 0.496±0.008  
0.80±0.20  
#1  
#22  
+0.10  
-0.05  
0.20  
0.031±0.008  
+0.004  
-0.002  
0.008  
2.80±0.20  
0.110±0.008  
28.95  
1.140  
MAX  
3.10  
0.122  
28.50±0.20  
1.122±0.008  
MAX  
0.10 MAX  
0.004 MAX  
+0.100  
-0.050  
0.40  
0.05  
0.002  
1.27  
0.050  
MIN  
0.915  
0.036  
+0.004  
-0.002  
(
)
0.016  

相关型号：

K3N7C1000M-TC12

 MASK ROM, 4MX16, 120ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
SAMSUNG

K3N7C1000M-TC120

 MASK ROM, 4MX16, 120ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
SAMSUNG

K3N7C1000M-TC15

 MASK ROM, 4MX16, 150ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
SAMSUNG

K3N7C4000B-DC10

 MASK ROM, 4MX16, 100ns, CMOS, PDIP42, 0.600 INCH, DIP-42
SAMSUNG

K3N7C4000B-DC12

 MASK ROM, 4MX16, 120ns, CMOS, PDIP42, 0.600 INCH, DIP-42
SAMSUNG

K3N7C4000B-DC15

 MASK ROM, 4MX16, 150ns, CMOS, PDIP42, 0.600 INCH, DIP-42
SAMSUNG

K3N7C4000C-DC10

 MASK ROM, 4MX16, 100ns, CMOS, PDIP42, 0.600 INCH, DIP-42
SAMSUNG

K3N7C4000C-DC12

 MASK ROM, 4MX16, 120ns, CMOS, PDIP42, 0.600 INCH, DIP-42
SAMSUNG

K3N7C4000C-DC15

 MASK ROM, 4MX16, 150ns, CMOS, PDIP42, 0.600 INCH, DIP-42
SAMSUNG

K3N7C4000M-DC

 MASK ROM
SAMSUNG

K3N7C4000M-DC12

 MASK ROM, 4MX16, 120ns, CMOS, PDIP42, 0.600 INCH, DIP-42
SAMSUNG

K3N7C4000M-DC15

 MASK ROM, 4MX16, 150ns, CMOS, PDIP42, 0.600 INCH, DIP-42
SAMSUNG
©2020 ICPDF网 联系我们和版权申明