HD74LV2GT04AUSE [RENESAS]

1.0 A 6.8 V H-Bridge Motor Driver IC; 1.0 6.8 V H桥电机驱动器IC
HD74LV2GT04AUSE
型号: HD74LV2GT04AUSE
厂家: RENESAS TECHNOLOGY CORP    RENESAS TECHNOLOGY CORP
描述:

1.0 A 6.8 V H-Bridge Motor Driver IC
1.0 6.8 V H桥电机驱动器IC

驱动器 电机
文件: 总8页 (文件大小:83K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
HD74LV2GT04A  
Triple Inverters / CMOS Logic Level Shifter  
REJ03D0139–0200Z  
(Previous ADE-205-664A (Z))  
Rev.2.00  
Oct.14.2003  
Description  
The HD74LV2GT04A has triple inverters in an 8 pin package. The input protection circuitry on this device  
allows over voltage tolerance on the input, allowing the device to be used as a logic–level translator from  
3.0 V CMOS Logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while  
operating at the high-voltage power supply. Low voltage and high-speed operation is suitable for the  
battery powered products (e.g., notebook computers), and the low power consumption extends the battery  
life.  
Features  
The basic gate function is lined up as Renesas uni logic series.  
Supplied on emboss taping for high-speed automatic mounting.  
TTL compatible input level.  
Supply voltage range : 3.0 to 5.5 V  
Operating temperature range : –40 to +85°C  
Logic-level translate function  
3.0 V CMOS logic 5.0 V CMOS logic (@VCC = 5.0 V)  
1.8 V or 2.5 V CMOS logic 3.3 V CMOS logic (@VCC = 3.3 V)  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)  
Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)  
All the logical input has hysteresis voltage for the slow transition.  
Ordering Information  
Part Name  
Package Type  
Package Code  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
HD74LV2GT04AUSE SSOP-8 pin  
TTP-8DBV  
US  
E (3,000 pcs/reel)  
Rev.2.00, Oct.14.2003, page 1 of 7  
HD74LV2GT04A  
Outline and Article Indication  
HD74LV2GT04A  
Index band  
Lot No.  
Y M W  
Y : Year code  
(the last digit of year)  
M : Month code  
W : Week code  
T 0 4  
SSOP-8  
Marking  
Function Table  
Input A  
Output Y  
H
L
L
H
H : High level  
L : Low level  
Rev.2.00, Oct.14.2003, page 2 of 7  
HD74LV2GT04A  
Pin Arrangement  
1
2
3
4
1A  
3Y  
8
7
6
5
VCC  
1Y  
2A  
3A  
2Y  
GND  
(Top view)  
Absolute Maximum Ratings  
Item  
Symbol  
VCC  
Ratings  
–0.5 to 7.0  
–0.5 to 7.0  
–0.5 to VCC + 0.5  
–0.5 to 7.0  
–20  
Unit Test Conditions  
Supply voltage range  
Input voltage range *1  
Output voltage range *1, 2  
V
V
VI  
VO  
V
Output : H or L  
VCC : OFF  
Input clamp current  
IIK  
IOK  
IO  
mA  
mA  
mA  
mA  
VI < 0  
Output clamp current  
Continuous output current  
±50  
VO < 0 or VO > VCC  
VO = 0 to VCC  
±25  
Continuous current through  
VCC or GND  
I
CC or IGND  
±50  
Maximum power dissipation  
at Ta = 25°C (in still air) *3  
PT  
200  
mW  
°C  
Storage temperature  
Tstg  
–65 to 150  
Notes:  
The absolute maximum ratings are values, which must not individually be exceeded, and  
furthermore no two of which may be realized at the same time.  
1. The input and output voltage ratings may be exceeded if the input and output clamp-current  
ratings are observed.  
2. This value is limited to 5.5 V maximum.  
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.  
Rev.2.00, Oct.14.2003, page 3 of 7  
HD74LV2GT04A  
Recommended Operating Conditions  
Item  
Symbol  
VCC  
VI  
Min  
3.0  
0
Max  
5.5  
5.5  
VCC  
6
Unit  
V
Conditions  
Supply voltage range  
Input voltage range  
Output voltage range  
Output current  
V
VO  
0
V
IOL  
0
mA  
VCC = 3.0 to 3.6 V  
VCC = 4.5 to 5.5 V  
VCC = 3.0 to 3.6 V  
VCC = 4.5 to 5.5 V  
12  
IOH  
–6  
–12  
100  
20  
Input transition rise or fall rate t / v  
ns / V VCC = 3.0 to 3.6 V  
CC = 4.5 to 5.5 V  
0
V
Operating free-air temperature Ta  
–40  
85  
°C  
Note: Unused or floating inputs must be held high or low.  
Electrical Characteristic  
Ta = –40 to 85°C  
Item  
Symbol VCC (V) *  
Min  
1.5  
2.0  
Typ  
Max  
Unit Test condition  
Input voltage  
VIH  
VIL  
VH  
3.0 to 3.6  
4.5 to 5.5  
3.0 to 3.6  
4.5 to 5.5  
3.3  
V
0.6  
0.8  
Hysteresis voltage  
Output voltage  
0.10  
0.15  
V
V
VT+ – VT  
5.0  
VOH  
Min to Max VCC–0.1  
IOH = –50 µA  
IOH = –6 mA  
IOH = –12 mA  
IOL = 50 µA  
IOL = 6 mA  
3.0  
2.48  
3.8  
4.5  
VOL  
Min to Max  
3.0  
0.1  
0.44  
0.55  
±1  
4.5  
IOL = 12 mA  
Input current  
IIN  
0 to 5.5  
5.5  
µA VIN = 5.5 V or GND  
Quiescent  
ICC  
10  
µA VIN = VCC or GND,  
supply current  
IO = 0  
ICC  
5.5  
1.5  
mA One input VIN = 3.4 V,  
other input VCC or GND  
Output leakage current IOFF  
Input capacitance CIN  
0
5
µA VI or VO = 0 to 5.5 V  
5.0  
3.0  
pF VIN = VCC or GND  
Note: For conditions shown as Min or Max, use the appropriate values under recommended operating  
conditions.  
Rev.2.00, Oct.14.2003, page 4 of 7  
HD74LV2GT04A  
Switching Characteristics  
VCC = 3.3 ± 0.3 V  
Ta = 25°C  
Ta = –40 to 85°C  
Test  
FROM  
TO  
Item  
Symbol  
Unit Conditions (Input) (Output)  
Min  
Typ Max Min Max  
Propagation tPLH  
delay time tPHL  
6.5  
12.0 1.0  
14.0  
17.0  
ns  
CL = 15 pF  
CL = 50 pF  
A
Y
11.0 15.0 1.0  
VCC = 5.0 ±0.5 V  
Ta = 25°C  
Min  
Ta = –40 to 85°C  
Test  
FROM  
TO  
Item  
Symbol  
Unit Conditions (Input) (Output)  
Typ Max Min  
Max  
8.0  
Propagation tPLH  
delay time tPHL  
5.0  
8.0  
7.0  
1.0  
ns  
CL = 15 pF  
CL = 50 pF  
A
Y
10.5 1.0  
12.0  
Operating Characteristics  
CL = 50 pF  
Ta = 25°C  
Item  
Symbol  
VCC (V)  
Unit  
Test Conditions  
Min  
Typ  
10.0  
Max  
Power dissipation  
capacitance  
CPD  
5.0  
pF  
f = 10 MHz  
Test Circuit  
VCC  
Output  
Input  
Pulse  
generator  
CL  
50  
Note: CL includes probe and jig capacitance.  
Rev.2.00, Oct.14.2003, page 5 of 7  
HD74LV2GT04A  
Waveforms  
tr  
tf  
VI  
90%  
Vref  
10%  
90%  
Vref  
10%  
Input  
GND  
VOH  
50%  
50%  
tPLH  
Output  
VOL  
tPHL  
INPUTS  
tr / tf  
VCC (V)  
Vref  
50%  
VI  
3.3±0.3 2.5 V  
5.0±0.5 3 V  
3.0 ns  
3.0 ns 1.5 V  
Notes: 1. Input waveform : PRR 1 MHz, Zo = 50 .  
2. The output are measured one at a time with one transition per measurement.  
Rev.2.00, Oct.14.2003, page 6 of 7  
HD74LV2GT04A  
Package Dimensions  
2.0 ± 0.2  
1.5 ± 0.2  
Unit: mm  
(0.5) (0.5) (0.5)  
+ 0.1  
0.05  
8 0.2  
Package Code  
JEDEC  
JEITA  
TTP–8DBV  
0.010 g  
Mass (reference value)  
Rev.2.00, Oct.14.2003, page 7 of 7  
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Keep safety first in your circuit designs!  
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble  
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary  
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.  
Notes regarding these materials  
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's  
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.  
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,  
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.  
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of  
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is  
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product  
information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor  
home page (http://www.renesas.com).  
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to  
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes  
no responsibility for any damage, liability or other loss resulting from the information contained herein.  
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life  
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a  
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater  
use.  
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.  
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and  
cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.  
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.  
RENESAS SALES OFFICES  
http://www.renesas.com  
Renesas Technology America, Inc.  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501  
Renesas Technology Europe Limited.  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom  
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900  
Renesas Technology Europe GmbH  
Dornacher Str. 3, D-85622 Feldkirchen, Germany  
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11  
Renesas Technology Hong Kong Ltd.  
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2375-6836  
Renesas Technology Taiwan Co., Ltd.  
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999  
Renesas Technology (Shanghai) Co., Ltd.  
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China  
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952  
Renesas Technology Singapore Pte. Ltd.  
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001  
© 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.  
Colophon 1.0  

相关型号:

HD74LV2GT08A

Dual 2-input AND Gates / CMOS Logic Level Shifter
RENESAS

HD74LV2GT08AUSE

Dual 2-input AND Gates / CMOS Logic Level Shifter
RENESAS

HD74LV2GT08AUSE-E

暂无描述
RENESAS

HD74LV2GT08A_15

Dual 2-input AND Gates / CMOS Logic Level Shifter
RENESAS

HD74LV2GT123A

Retriggerable Monostable Multivibrator / CMOS Logic Level Shifter
RENESAS

HD74LV2GT123AUS

LV/LV-A/LVX/H SERIES, MONOSTABLE MULTIVIBRATOR, PDSO8, SSOP-8
RENESAS

HD74LV2GT123AUSE

Retriggerable Monostable Multivibrator / CMOS Logic Level Shifter
RENESAS

HD74LV2GT125A

Dual Bus Buffer with 3?state Output / CMOS Logic Level Shifter
RENESAS

HD74LV2GT125AUS

Bus Driver, LV/LV-A/LVX/H Series, 2-Func, 1-Bit, True Output, CMOS, PDSO8, SSOP-8
HITACHI

HD74LV2GT125AUSE

Dual Bus Buffer with 3?state Output / CMOS Logic Level Shifter
RENESAS

HD74LV2GT125AUSE-E

LV/LV-A/LVX/H SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, SSOP-8
RENESAS

HD74LV2GT126A

Dual Bus Buffer with 3-state Output / CMOS Logic Level Shifter
RENESAS