HD74LV244ATELL [RENESAS]
Octal Buffers / Drivers with 3-state Outputs; 八路缓冲器/驱动器，具有三态输出
| 型号： | HD74LV244ATELL |
| 厂家： | 
RENESAS TECHNOLOGY CORP |
| 描述： | Octal Buffers / Drivers with 3-state Outputs |
| 文件： | 总10页 (文件大小：83K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
HD74LV244A
Octal Buffers / Drivers with 3-state Outputs
REJ03D0328–0300Z
(Previous ADE-205-246A (Z))
Rev.3.00
Jun. 24, 2004
Description
The HD74LV244A has eight line drivers with three-state outputs in a 20-pin package. Four non-inverters are included
in one circuit. Each circuit can be independently controlled by the enable signal 1OE or 2OE, which enables outputs
when receiving a low-level signal. Low-voltage operation is suitable for battery-powered products (e.g., notebook
computers), and the low-power consumption extends the battery life.
Features
•
•
•
•
•
•
•
VCC = 2.0 V to 5.5 V operation
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C)
Output current ±8 mA (@VCC = 3.0 V to 3.6 V), ±16 mA (@VCC = 4.5 V to 5.5 V)
Ordering Information
Part Name
Package Type
Package Code
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74LV244AFPEL
HD74LV244ARPEL
HD74LV244ATELL
SOP–20 pin (JEITA)
SOP–20 pin (JEDEC)
TSSOP–20 pin
FP–20DAV
FP–20DBV
TTP–20DAV
FP
RP
T
EL (2,000 pcs/reel)
EL (1,000 pcs/reel)
ELL (2,000 pcs/reel)
Note: Please consult the sales office for the above package availability.
Function Table
Inputs
Output Y
OE
L
A
H
L
H
L
L
H
X
Z
Note: H: High level
L: Low level
X: Immaterial
Z: High impedance
Rev.3.00 Jun. 24, 2004 page 1 of 9
HD74LV244A
Pin Arrangement
1
2
3
4
5
6
7
8
9
20 VCC
1OE
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
19
18
17
16
15
14
13
12
11
2OE
1Y1
2A4
1Y2
2A3
1Y3
2A2
1Y4
2A1
GND 10
(Top view)
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
Conditions
Supply voltage range
Input voltage range*1
Output voltage range*1, *2
VCC
VI
–0.5 to 7.0
–0.5 to 7.0
V
V
V
VO
–0.5 to VCC + 0.5
Output: H or L
VCC: OFF or Output: Z
VI < 0
–0.5 to 7.0
–20
Input clamp current
IIK
IOK
IO
mA
mA
mA
mA
Output clamp current
±50
VO < 0 or VO > VCC
VO = 0 to VCC
Continuous output current
Continuous current through
±35
ICC or IGND ±70
VCC or GND
Maximum power dissipation at PT
Ta = 25°C (in still air)*3
835
mW
SOP
757
TSSOP
Storage temperature
Tstg
–65 to 150
°C
Notes: The absolute maximum ratings are values, which must not be individually be exceeded, and furthermore, no two
of which may be realized at the same time.
1. The input and output voltage ratings may be exceeded even if the input and output clamp-current ratings are
observed.
2. This value is limited to 5.5 V maximum.
3. The data above are measured by ∆VBE method mounting on glass epoxy board (40 × 40 × 1.6 mm) with 10%
of wiring density.
Rev.3.00 Jun. 24, 2004 page 2 of 9
HD74LV244A
Recommended Operating Conditions
Item
Symbol
VCC
Min
2.0
0
Max
5.5
5.5
VCC
5.5
–50
–2
Unit
V
Conditions
Supply voltage range
Input voltage range
Output voltage range
VI
V
VO
0
V
H or L
0
High impedance state
VCC = 2.0 V
Output current
IOH
—
—
—
—
—
—
—
—
0
µA
mA
VCC = 2.3 to 2.7 V
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
VCC = 2.0 V
–8
–16
50
IOL
µA
2
mA
VCC = 2.3 to 2.7 V
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
VCC = 2.3 to 2.7 V
VCC = 3.0 to 3.6 V
8
16
Input transition rise or fall rate
Operating free-air temperature
∆t /∆v
200
100
20
ns/V
°C
0
0
VCC = 4.5 to 5.5 V
Ta
–40
85
Note: Unused or floating inputs must be held high or low.
Logic Diagram
1
19
11
1OE
2OE
2
4
6
8
18
16
14
12
9
1A1
1A2
1A3
1A4
1Y1
1Y2
1Y3
1Y4
2A1
2A2
2A3
2A4
2Y1
13
15
17
7
2Y2
5
2Y3
3
2Y4
Rev.3.00 Jun. 24, 2004 page 3 of 9
HD74LV244A
DC Electrical Characteristics
Ta = –40 to 85°C
Unit Test Conditions
V
Item
Symbol
V
CC (V)
Min
Typ Max
Input voltage
VIH
2.0
1.5
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0.5
2.3 to 2.7
3.0 to 3.6
4.5 to 5.5
2.0
V
V
V
CC × 0.7
CC × 0.7
CC × 0.7
VIL
—
—
—
—
2.3 to 2.7
3.0 to 3.6
4.5 to 5.5
V
V
V
CC × 0.3
CC × 0.3
CC × 0.3
Output voltage
VOH
Min to Max VCC – 0.1
—
V
IOH = –50 µA
IOH = –2 mA
IOH = –8 mA
IOH = –16 mA
IOL = 50 µA
2.3
2.0
2.48
3.8
—
—
3.0
—
4.5
—
VOL
Min to Max
2.3
0.1
0.4
0.44
0.55
±1
—
IOL = 2 mA
3.0
—
IOL = 8 mA
4.5
—
IOL = 16 mA
Input current
IIN
0 to 5.5
5.5
—
µA
µA
VIN = 5.5 V or GND
VO = VCC or GND
Off-state output
current
IOZ
—
±5
Quiescent supply
current
ICC
5.5
0
—
—
—
—
20
5
µA
µA
pF
VIN = VCC or GND, IO = 0
VI or VO = 0 V to 5.5 V
VI = VCC or GND
Output leakage
current
IOFF
—
Input capacitance
CIN
3.3
2.3
—
Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.
Rev.3.00 Jun. 24, 2004 page 4 of 9
HD74LV244A
Switching Characteristics
VCC = 2.5 ± 0.2 V
TO
Ta = 25°C
Ta = –40 to 85°C
Test
FROM
(Input)
Item
Symbol
Unit
Conditions
(Output)
Min Typ Max Min
Max
15.0
18.0
17.0
21.0
16.0
21.0
Propagation
delay time
tPLH
tPHL
—
—
—
—
—
—
7.5
9.5
8.9
12.5 1.0
15.3 1.0
14.6 1.0
ns
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
A
Y
Y
Y
Enable time
tZH
tZL
ns
ns
OE
OE
10.8 17.8 1.0
9.1 14.1 1.0
13.4 19.2 1.0
Disable time
tHZ
tLZ
VCC = 3.3 ± 0.3 V
TO
Ta = 25°C
Ta = –40 to 85°C
Test
FROM
(Input)
Item
Symbol
Unit
Conditions
(Output)
Min Typ Max Min
Max
10.0
13.5
12.5
16.0
13.0
18.0
Propagation
delay time
tPLH
tPHL
—
—
—
—
—
—
5.4
6.8
6.3
7.8
7.6
8.4
1.0
ns
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
A
Y
Y
Y
11.9 1.0
10.6 1.0
14.1 1.0
11.7 1.0
Enable time
tZH
tZL
ns
ns
OE
OE
Disable
time
tHZ
tLZ
11.0 16.0 1.0
VCC = 5.0 ± 0.5 V
Ta = 25°C
Ta = –40 to 85°C
Test
FROM
(Input)
TO
(Output)
Item
Symbol
Unit
Conditions
Min Typ Max Min
Max
6.5
Propagation
delay time
tPLH
tPHL
—
—
—
—
—
—
3.9
4.9
4.5
5.6
6.5
8.8
5.5
7.5
7.3
9.3
1.0
1.0
1.0
1.0
ns
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
A
Y
Y
Y
8.5
Enable time
tZH
tZL
8.5
ns
ns
OE
OE
10.5
13.5
15.5
Disable time
tHZ
tLZ
12.2 1.0
14.2 1.0
Output-skew characteristics
CL = 50 pF
Ta = 25°C
Ta = –40 to 85°C
Item
Symbol
tsk (O)
VCC (V)
Unit
Min
—
Max
2.0
1.5
1.0
Min
—
Max
Output skew
2.3 to 2.7
3.0 to 3.6
4.5 to 5.5
2.0
1.5
1.0
ns
—
—
—
—
Note: Skew between any outputs of the same package switching in the same direction. This parameter is warranted
but not production tested.
Rev.3.00 Jun. 24, 2004 page 5 of 9
HD74LV244A
Operating Characteristics
CL = 50 pF
Ta = 25°C
Item
Symbol
VCC (V)
Unit
Test Conditions
f = 10 MHz
Min
—
Typ
14.0
16.0
Max
—
Power dissipation capacitance CPD
3.3
5.0
pF
—
—
Noise Characteristics
CL = 50 pF
Ta = 25°C
Min
Item
Symbol
VCC (V)
Unit
Test Conditions
Typ
Max
Quiet output, maximum
dynamic VOL
VOL (P)
VOL (V)
VOH (V)
VIH (D)
VIL (D)
3.3
—
0.6
0.8
V
Quiet output, minimum
dynamic VOL
3.3
3.3
3.3
3.3
—
–0.5
2.9
—
–0.8
—
V
V
V
V
Quiet output, minimum
dynamic VOH
—
High-level dynamic input
voltage
2.31
—
—
Low-level dynamic input
voltage
—
0.99
Test Circuit
VCC
VCC
Output
1OE, 2OE
1Y1 to 2Y4
1A1 to 2A4
1 kΩ
Input
OPEN
GND
VCC
S1
Pulse generator
Zout
CL =
15 or 50 pF
= 50 Ω
TEST
tPLH/tPHL
tZH/tHZ
S1
OPEN
GND
VCC
tZL /tLZ
Note: CL includes the probe and jig capacitance.
Rev.3.00 Jun. 24, 2004 page 6 of 9
HD74LV244A
• Waveform − 1
tr
tf
VCC
0 V
90%
50% VCC
90%
50% VCC
Input
A
10%
10 %
tPHL
tPLH
VOH
Output
Y
50% VCC
50% VCC
VOL
• Waveform − 2
Input OE
tf
tr
VCC
0 V
90%
90%
50% VCC
10%
50% VCC
10 %
tZL
tLZ
VCC
VOL
VOH
0 V
50% VCC
Waveform
Waveform
−
−
A
B
V
OL + 0.3 V
tZH
tHZ
VOH− 0.3 V
50% VCC
1. Input waveform: PRR ≤ 1 MHz, Zo = 50 Ω, t ≤ 3 ns, t ≤ 3 ns
Notes:
r
f
2. Waveform
by the output control.
3. Waveform B is for an output with internal conditions such that the output is high except when disabled
−A is for an output with internal conditions such that the output is low except when disabled
−
by the output control.
4. The output are measured one at a time with one transition per measurement..
Rev.3.00 Jun. 24, 2004 page 7 of 9
HD74LV244A
Package Dimensions
As of January, 2002
Unit: mm
12.6
13 Max
11
10
20
1
+ 0.20
7.80
– 0.30
0.80 Max
1.15
0˚ – 8˚
1.27
0.70 ± 0.20
*0.40 ± 0.06
0.15
0.12 M
Package Code
JEDEC
FP–20DAV
—
JEITA
Mass (reference value)
Conforms
0.31 g
*Pd plating
As of January, 2003
Unit: mm
12.8
13.2 Max
11
10
20
1
+ 0.25
– 0.40
10.40
0.935 Max
1.45
0˚ – 8˚
+ 0.57
– 0.30
1.27
0.70
*0.40 ± 0.06
0.15
M
0.12
Package Code
JEDEC
JEITA
FP-20DBV
Conforms
—
*Ni/Pd/Au plating
Mass (reference value)
0.52 g
Rev.3.00 Jun. 24, 2004 page 8 of 9
HD74LV244A
As of January, 2002
Unit: mm
6.50
6.80 Max
20
11
1
10
0.65
1.0
*0.20 ± 0.05
0.13
M
6.40 ± 0.20
0.65 Max
0˚ – 8˚
0.50 ± 0.10
0.10
Package Code
JEDEC
TTP–20DAV
—
JEITA
—
*Pd plating
Mass (reference value)
0.07 g
Rev.3.00 Jun. 24, 2004 page 9 of 9
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
http://www.renesas.com
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .1.0
相关型号：
HD74LV244T
Bus Driver, LV/LV-A/LVX/H Series, 2-Func, 4-Bit, True Output, CMOS, PDSO20, TSSOP-20
RENESAS
©2020 ICPDF网 联系我们和版权申明