HD74LV1GT08AVSE [RENESAS]
2?input AND Gate / CMOS Logic Level Shifter; 2输入与门/ CMOS逻辑电平转换器
| 型号： | HD74LV1GT08AVSE |
| 厂家： | 
RENESAS TECHNOLOGY CORP |
| 描述： | 2?input AND Gate / CMOS Logic Level Shifter |
| 文件： | 总11页 (文件大小：86K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
HD74LV1GT08A
2–input AND Gate / CMOS Logic Level Shifter
REJ03D0118–0800Z
(Previous ADE-205-328F (Z))
Rev.8.00
Sep.24.2003
Description
The HD74LV1GT08A is high-speed CMOS two input AND gate using silicon gate CMOS process. With
CMOS low power dissipation, it provides high-speed equivalent to LS–TTL series. The internal circuit of
three stages construction with buffer provides wide noise margin and stable output. The input protection
circuitry on this device allows over voltage tolerance on the input, allowing the device to be used as a
logic–level translator from 3.0 V CMOS Logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V
CMOS Logic while operating at the high-voltage power supply. Low voltage and high-speed operation is
suitable for the battery powered products (e.g., notebook computers), and the low power consumption
extends the battery life.
Features
•
•
•
The basic gate function is lined up as Renesas uni logic series.
Supplied on emboss taping for high-speed automatic mounting.
TTL compatible input level.
Supply voltage range : 3.0 to 5.5 V
Operating temperature range : –40 to +85°C
•
•
Logic-level translate function
3.0 V CMOS logic → 5.0 V CMOS logic (@VCC = 5.0 V)
1.8 V or 2.5 V CMOS logic → 3.3 V CMOS logic (@VCC = 3.3 V)
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)
•
•
•
Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)
All the logical input has hysteresis voltage for the slow transition.
Ordering Information
Part Name
Package Type
Package Code
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74LV1GT08ACME CMPAK-5 pin
HD74LV1GT08AVSE VSON-5 pin
CMPAK-5V
CMPAK-5V(O)
TNP-5DV
CM
VS
E (3,000 pcs/reel)
Rev.8.00, Sep.24.2003, page 1 of 10
HD74LV1GT08A
Outline and Article Indication
• HD74LV1GT08A
Index band
Marking
T 2
= Control code
CMPAK–5
• HD74LV1GT08A
Marking
T 2
= Control code
VSON–5
Rev.8.00, Sep.24.2003, page 2 of 10
HD74LV1GT08A
Function Table
Inputs
Output Y
A
L
B
L
L
L
L
H
H
L
L
H
H
H
H : High level
L : Low level
Pin Arrangement
1
2
3
IN B
IN A
GND
5
VCC
4
OUT Y
(Top view)
Rev.8.00, Sep.24.2003, page 3 of 10
HD74LV1GT08A
Absolute Maximum Ratings
Item
Symbol
Ratings
–0.5 to 7.0
–0.5 to 7.0
–0.5 to VCC + 0.5
–0.5 to 7.0
–20
Unit Test Conditions
Supply voltage range
Input voltage range *1
Output voltage range *1, 2
VCC
VI
V
V
VO
V
Output : H or L
VCC : OFF
Input clamp current
IIK
IOK
IO
mA
mA
mA
mA
VI < 0
Output clamp current
Continuous output current
±50
VO < 0 or VO > VCC
VO = 0 to VCC
±25
Continuous current through
VCC or GND
I
CC or IGND
±50
Maximum power dissipation
at Ta = 25°C (in still air) *3
PT
200
mW
Storage temperature
Tstg
–65 to 150
°C
Notes:
The absolute maximum ratings are values, which must not individually be exceeded, and
furthermore no two of which may be realized at the same time.
1. The input and output voltage ratings may be exceeded if the input and output clamp-current
ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.
Recommended Operating Conditions
Item
Symbol
VCC
VI
Min
3.0
0
Max
5.5
5.5
VCC
6
Unit
V
Conditions
Supply voltage range
Input voltage range
Output voltage range
Output current
V
VO
0
V
IOL
—
—
—
—
0
mA
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
12
IOH
–6
–12
100
20
Input transition rise or fall rate ∆t / ∆v
ns / V VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
°C
0
Operating free-air temperature Ta
–40
85
Note: Unused or floating inputs must be held high or low.
Rev.8.00, Sep.24.2003, page 4 of 10
HD74LV1GT08A
Electrical Characteristic
•
Ta = –40 to 85°C
Item
Symbol VCC (V) *
Min
1.5
2.0
—
Typ
—
Max
—
Unit Test condition
Input voltage
VIH
VIL
VH
3.0 to 3.6
4.5 to 5.5
3.0 to 3.6
4.5 to 5.5
3.3
V
—
—
—
0.6
0.8
—
—
—
–
Hysteresis voltage
Output voltage
—
0.10
0.15
—
V
V
VT+ – VT
5.0
—
—
VOH
Min to Max VCC–0.1
—
IOH = –50 µA
IOH = –6 mA
IOH = –12 mA
IOL = 50 µA
IOL = 6 mA
3.0
2.48
3.8
—
—
—
4.5
—
—
VOL
Min to Max
3.0
—
0.1
0.44
0.55
±1
—
—
4.5
—
—
IOL = 12 mA
Input current
IIN
0 to 5.5
5.5
—
—
µA VIN = 5.5 V or GND
Quiescent
ICC
—
—
10
µA VIN = VCC or GND,
supply current
IO = 0
∆ICC
5.5
—
—
1.5
mA One input VIN = 3.4 V,
other input VCC or GND
Output leakage current IOFF
Input capacitance CIN
0
—
—
—
5
µA VIN or VO = 0 to 5.5 V
5.0
2.5
—
pF VIN = VCC or GND
Note: For conditions shown as Min or Max, use the appropriate values under recommended operating
conditions.
Rev.8.00, Sep.24.2003, page 5 of 10
HD74LV1GT08A
Switching Characteristics
•
VCC = 3.3 ± 0.3 V
Item
Symbol Ta = 25°C
Ta = –40 to 85°C Unit Test
FROM
TO
Conditions (Input) (Output)
Min
—
Typ Max Min
Max
12.0
14.0
Propagation tPLH
6.5
7.5
10.5 1.0
12.5 1.0
ns
CL = 15 pF A or B
CL = 50 pF
Y
delay time
tPHL
—
•
VCC = 5.0 ± 0.5 V
Item
Symbol Ta = 25°C
Ta = –40 to 85°C Unit Test
FROM
TO
Conditions (Input) (Output)
Min
—
Typ Max Min
Max
8.0
Propagation tPLH
5.0
5.5
6.9
7.9
1.0
1.0
ns
CL = 15 pF A or B
CL = 50 pF
Y
delay time
tPHL
—
9.0
Operating Characteristics
•
CL = 50 pF
Item
Symbol
VCC (V) Ta = 25°C
Unit
Test Conditions
Min
Typ
10.0
Max
Power dissipation
capacitance
CPD
5.0
—
—
pF
f = 10 MHz
Rev.8.00, Sep.24.2003, page 6 of 10
HD74LV1GT08A
Test Circuit
VCC
Output
Input
Pulse
generator
CL
50Ω
Note: CL includes probe and jig capacitance.
Rev.8.00, Sep.24.2003, page 7 of 10
HD74LV1GT08A
• Waveforms
tr
tf
VI
90%
Vref
10%
90%
Vref
10%
Input
GND
VOH
50%
50%
tPHL
Output
VOL
tPLH
INPUTS
tr / tf
VCC (V)
Vref
50%
VI
3.3±0.3 2.5 V
5.0±0.5 3 V
≤
≤
3.0 ns
3.0 ns 1.5 V
Notes: 1. Input waveform : PRR ≤ 1 MHz, Zo = 50 Ω.
2. The output are measured one at a time with one transition per measurement.
Rev.8.00, Sep.24.2003, page 8 of 10
HD74LV1GT08A
Package Dimensions
Unit: mm
1.3 ± 0.2
+ 0.1
– 0.05
(0.65)
(0.65)
0.15
0 – 0.1
5 – 0.2 ± 0.05
2.0 ± 0.2
Package Code
JEDEC
CMPAK–5V
—
JEITA
Mass (reference value)
Conforms
0.006 g
Unit: mm
(1.3)
(0.65)
(0.65)
0.15 ± 0.05
0.025 – 0.1
+ 0.1
– 0.05
5 – 0.2
2.0 ± 0.1*
Package Code
JEDEC
JEITA
CMPAK–5V(O)
—
Conforms
0.006 g
* The value does not include Resin Bar.
(One side: 0.15 mm (max))
Mass (reference value)
Rev.8.00, Sep.24.2003, page 9 of 10
HD74LV1GT08A
Unit: mm
1.6 ± 0.05
+0.1
5 – 0.2
–0.05
0.5
0.5
1.0 ± 0.1
Package Code
JEDEC
JEITA
TNP–5DV
0.002 g
Mass (reference value)
Rev.8.00, Sep.24.2003, page 10 of 10
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
http://www.renesas.com
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon 1.0
相关型号：
©2020 ICPDF网 联系我们和版权申明