HD74HCT241FPEL [RENESAS]
Octal Buffers/Line Drivers/Line Receivers (with inverted 3-state outputs); 八路缓冲器/线路驱动器/线接收器(带倒3态输出)型号: | HD74HCT241FPEL |
厂家: | RENESAS TECHNOLOGY CORP |
描述: | Octal Buffers/Line Drivers/Line Receivers (with inverted 3-state outputs) |
文件: | 总8页 (文件大小:94K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
HD74HCT241
Octal Buffers/Line Drivers/Line Receivers
(with inverted 3-state outputs)
REJ03D0663–0200
(Previous ADE-205-551)
Rev.2.00
Mar 30, 2006
Description
The HD74HCT241 is a noninverting buffer and has one active low enable and one active high enable. Each enable
independently controls 4 buffers.
This device does not have schmitt trigger inputs.
Features
•
•
•
•
•
•
•
LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility
High Speed Operation: tpd (A to Y) = 10 ns typ (CL = 50 pF)
High Output Current: Fanout of 15 LSTTL Loads
Wide Operating Voltage: VCC = 4.5 to 5.5 V
Low Input Current: 1 µA max
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)
Ordering Information
Package Code
(Previous Code)
Package
Abbreviation
Taping Abbreviation
(Quantity)
Part Name
Package Type
DILP-20 pin
PRDP0020AC-B
(DP-20NEV)
HD74HCT241P
P
—
PRSP0020DD-B
(FP-20DAV)
HD74HCT241FPEL
HD74HCT241RPEL
SOP-20 pin (JEITA)
SOP-20 pin (JEDEC)
FP
RP
EL (2,000 pcs/reel)
EL (1,000 pcs/reel)
PRSP0020DC-A
(FP-20DBV)
Note: Please consult the sales office for the above package availability.
Function Table
Inputs
Output
1G
H
2G
L
A
Y
Z
H
L
X
H
L
L
L
H
H
H : high level
L
X
Z
:
:
:
low level
irrelevant
off (high-impedance) state of a 3-state output
Rev.2.00 Mar 30, 2006 page 1 of 7
HD74HCT241
Pin Arrangement
1G
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
1
2
3
4
5
6
7
8
9
20 VCC
19 2G
18 1Y1
17 2A4
16 1Y2
15 2A3
14 1Y3
13 2A2
12 1Y4
11 2A1
GND 10
(Top view)
Logic Diagram
To three other
1A Buffers
To three other
2A Buffers
VCC
Two of 8
Buffers
Input
1A
YA
VCC
Input
2A
YB
1G
2G
Rev.2.00 Mar 30, 2006 page 2 of 7
HD74HCT241
Absolute Maximum Ratings
Item
Supply voltage range
Input / Output voltage
Input / Output diode current
Output current
Symbol
VCC
Ratings
–0.5 to 7.0
–0.5 to VCC +0.5
±20
Unit
V
VIN, VOUT
IIK, IOK
IO
V
mA
mA
mA
mW
°C
±35
VCC, GND current
ICC or IGND
PT
±75
Power dissipation
500
Storage temperature
Tstg
–65 to +150
Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of
which may be realized at the same time.
Recommended Operating Conditions
Item
Supply voltage
Symbol
VCC
Ratings
4.5 to 5.5
0 to VCC
–40 to 85
0 to 500
Unit
V
Conditions
Input / Output voltage
Operating temperature
Input rise / fall time*1
VIN, VOUT
Ta
V
°C
ns
tr, tf
VCC = 4.5 V
Notes: 1. This item guarantees maximum limit when one input switches.
Waveform: Refer to test circuit of switching characteristics.
Electrical Characteristics
Ta = 25°C
Typ Max
Ta = –40 to+85°C
Item
Symbol VCC (V)
Unit
Test Conditions
Min
4.5 to 5.5 2.0
Min
2.0
—
Max
—
Input voltage
VIH
VIL
—
—
—
—
—
—
—
—
0.8
—
V
V
V
4.5 to 5.5
4.5
—
4.4
4.18
—
0.8
—
Output voltage
VOH
4.4
4.13
—
Vin = VIH or VIL IOH = –20 µA
IOH = –6 mA
4.5
—
—
VOL
IOZ
4.5
0.1
0.26
±0.5
0.1
0.33
±5.0
V
Vin = VIH or VIL IOL = 20 µA
IOL = 6 mA
4.5
—
—
Off-state output
current
5.5
—
—
µA Vin = VIH or VIL,
Vout = VCC or GND
Input current
Iin
5.5
5.5
—
—
—
—
±0.1
4.0
—
—
±1.0
µA Vin = VCC or GND
Quiescent current
ICC
40
µA Vin = VCC or GND, Iout = 0 µA
Switching Characteristics
(CL = 50 pF, Input tr = tf = 6 ns)
Ta = 25°C
Typ Max
Ta = –40 to +85°C
Item
Symbol VCC (V)
Unit
Test Conditions
Min
—
—
—
—
—
—
—
Min
—
—
—
—
—
—
—
Max
25
25
38
38
38
38
15
Propagation delay time
tPHL
tPLH
tZL
4.5
4.5
4.5
4.5
4.5
4.5
4.5
11
9
20
20
30
30
30
30
12
ns
Output enable time
Output disable time
14
12
13
17
4
ns
ns
tZH
tLZ
tHZ
Output rise/fall time
Input capacitance
tTLH
tTHL
ns
Cin
—
—
5
10
—
10
pF
Rev.2.00 Mar 30, 2006 page 3 of 7
HD74HCT241
Test Circuit
VCC
VCC
Output
1G, 2G
1Y1 to 2Y4
1A1 to 2A4
1 kΩ
Input
OPEN
GND
VCC
S1
Pulse Generator
out = 50 Ω
CL
=
Z
50 pF
TEST
S1
t
PLH / tPHL
tZH / tHZ
tZL / tLZ
OPEN
GND
VCC
Note : 1. CL includes probe and jig capacitance.
Rev.2.00 Mar 30, 2006 page 4 of 7
HD74HCT241
Waveforms
•
Waveform – 1
tr
tf
VCC
0 V
90 %
1.3 V
90 %
1.3 V
Input A
Input Y
10 %
10 %
tPHL
tPLH
VOH
90 %
90 %
1.3 V
10 %
1.3 V
10 %
VOL
tTLH
tTHL
•
Waveform – 2
tf
tr
VCC
0 V
90 %
90 %
1.3 V
10 %
1.3 V
10 %
Input 1G
VCC
0 V
90 %
1.3 V
90 %
1.3 V
Input 2G
10 %
10 %
tLZ
tZL
VOH
VOL
VOH
VOL
1.3 V
Waveform – A
Waveform – B
10 %
90 %
tZH
tHZ
1.3 V
Notes : 1. Input waveform : PRR ≤ 1 MHz, duty cycle 50%, tr ≤ 6 ns, tf ≤ 6 ns
2. Waveform– A is for an output with internal conditions such that the
output is low except when disabled by the output control.
3. Waveform– B is for an output with internal conditions such that the
output is high except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.
Rev.2.00 Mar 30, 2006 page 5 of 7
HD74HCT241
Package Dimensions
JEITA Package Code
P-DIP20-6.3x24.5-2.54
RENESAS Code
Previous Code
DP-20NEV
MASS[Typ.]
1.26g
PRDP0020AC-B
D
20
11
1
10
b 3
0.89
Z
Dimension in Millimeters
Min Nom Max
7.62
Reference
Symbol
e1
D
E
A
A1
bp
b3
c
24.50 25.40
6.30 7.00
5.08
bp
e
c
0.51
e1
0.40 0.48 0.56
1.30
0.19 0.25 0.31
( Ni/Pd/Au plating )
θ
0° 15°
2.29 2.54 2.79
e
Z
1.27
2.54
L
JEITA Package Code
RENESAS Code
PRSP0020DC-A
Previous Code
FP-20DBV
MASS[Typ.]
0.52g
P-SOP20-7.5x12.8-1.27
*1
D
F
NOTE)
20
11
1. DIMENSIONS"*1 (Nom)"AND"*2"
@ DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
@ INCLUDE TRIM OFFSET.
bp
Index mark
Terminal cross section
( Ni/Pd/Au plating )
Dimension in Millimeters
Reference
Symbol
Min Nom Max
1
10
x
D
E
12.80 13.2
7.50
*3
e
bp
Z
M
L1
A2
A1
A
bp
b1
c
0.10 0.20 0.30
2.65
0.34 0.40 0.46
0.20 0.25 0.30
c1
θ
0° 8°
10.00 10.40 10.65
L
y
HE
e
x
1.27
0.12
0.15
Detail F
y
Z
L
L1
0.935
0.40 0.70 1.27
1.45
Rev.2.00 Mar 30, 2006 page 6 of 7
HD74HCT241
JEITA Package Code
RENESAS Code
PRSP0020DD-B
Previous Code
FP-20DAV
MASS[Typ.]
0.31g
P-SOP20-5.5x12.6-1.27
*1
D
F
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
20
11
bp
Index mark
Terminal cross section
( Ni/Pd/Au plating )
1
10
x
Dimension in Millimeters
Reference
Symbol
*3
e
bp
Z
M
Min Nom Max
D
L1
12.60 13.0
5.50
E
A2
A1
A
bp
b1
c
0.00 0.10 0.20
2.20
0.34 0.40 0.46
0.15 0.20 0.25
y
L
c1
θ
0° 8°
7.50 7.80 8.00
Detail F
HE
e
x
1.27
0.12
0.15
y
Z
L
L1
0.80
0.50 0.70 0.90
1.15
Rev.2.00 Mar 30, 2006 page 7 of 7
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
http://www.renesas.com
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .6.0
相关型号:
©2020 ICPDF网 联系我们和版权申明