NLU1GT125AMX1TCG [ONSEMI]

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs; 非反相三态缓冲器, TTL电平输入通道兼容输入
NLU1GT125AMX1TCG
型号: NLU1GT125AMX1TCG
厂家: ONSEMI    ONSEMI
描述:

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs
非反相三态缓冲器, TTL电平输入通道兼容输入

文件: 总8页 (文件大小:100K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
NLU1GT125  
Non-Inverting 3-State  
Buffer, TTL Level  
LSTTL-Compatible Inputs  
The NLU1GT125 MiniGatet is an advanced CMOS high-speed  
non-inverting buffer in ultra-small footprint.  
http://onsemi.com  
MARKING  
DIAGRAMS  
The NLU1GT125 requires the 3-state control input OE to be set  
High to place the output in the high impedance state.  
The device input is compatible with TTL-type input thresholds and  
the output has a full 5.0 V CMOS level output swing.  
The NLU1GT125 input and output structures provide protection  
when voltages up to 7.0 V are applied, regardless of the supply  
voltage.  
UDFN6  
MU SUFFIX  
CASE 517AA  
7M  
1
1
ULLGA6  
1.0 x 1.0  
CASE 613AD  
Features  
7M  
ꢀHigh Speed: t = 3.8 ns (Typ) @ V = 5.0 V  
PD  
CC  
ꢀLow Power Dissipation: I = 1 mA (Max) at T = 25°C  
CC  
A
ꢀTTL-Compatible Input: V = 0.8 V; V = 2.0 V  
IL  
IH  
ULLGA6  
1.2 x 1.0  
CASE 613AE  
ꢀCMOS-Compatible Output:  
7M  
7M  
V
OH  
> 0.8 V ; V < 0.1 V @ Load  
CC OL CC  
1
ꢀPower Down Protection Provided on inputs  
ꢀBalanced Propagation Delays  
ꢀUltra-Small Packages  
ULLGA6  
1.45 x 1.0  
CASE 613AF  
ꢀThese are Pb-Free Devices  
1
7
= Device Marking  
= Date Code  
M
OE  
IN A  
GND  
1
2
3
6
5
V
CC  
PIN ASSIGNMENT  
1
2
3
4
5
6
OE  
IN A  
NC  
GND  
OUT Y  
NC  
4
OUT Y  
V
CC  
Figure 1. Pinout (Top View)  
FUNCTION TABLE  
Input  
Output  
OE  
IN A  
A
OE  
Y
OUT Y  
L
H
X
L
L
L
H
Z
Figure 2. Logic Symbol  
H
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
©ꢀ Semiconductor Components Industries, LLC, 2008  
March, 2008 - Rev. 2  
1
Publication Order Number:  
NLU1GT125/D  
NLU1GT125  
MAXIMUM RATINGS  
Symbol  
Parameter  
Value  
Unit  
V
V
CC  
DC Supply Voltage  
-0.5 to +7.0  
V
IN  
DC Input Voltage  
-0.5 to +7.0  
V
V
OUT  
DC Output Voltage  
-0.5 to +7.0  
V
I
DC Input Diode Current  
V
< GND  
< GND  
OUT  
-20  
mA  
mA  
mA  
mA  
mA  
°C  
IK  
IN  
I
DC Output Diode Current  
V
20  
OK  
I
DC Output Source/Sink Current  
DC Supply Current Per Supply Pin  
DC Ground Current per Ground Pin  
Storage Temperature Range  
Lead Temperature, 1 mm from Case for 10 Seconds  
Junction Temperature Under Bias  
Moisture Sensitivity  
12.5  
O
I
25  
CC  
I
25  
GND  
T
-65 to +150  
STG  
T
260  
°C  
L
T
150  
Level 1  
°C  
J
MSL  
F
Flammability Rating  
Oxygen Index: 28 to 34  
UL 94 V-0 @ 0.125 in  
500  
R
I
Latchup Performance Above V and Below GND at 125°C (Note 2)  
CC  
mA  
LATCHUP  
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the  
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect  
device reliability.  
1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.  
2. Tested to EIA / JESD78.  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
Parameter  
Min  
1.65  
0
Max  
5.5  
Unit  
V
V
CC  
Positive DC Supply Voltage  
Digital Input Voltage  
V
IN  
5.5  
V
V
OUT  
Output Voltage  
0
5.5  
V
T
Operating Free-Air Temperature  
Input Transition Rise or Fall Rate  
-55  
+125  
°C  
ns/V  
A
Dt/DV  
V
CC  
V
CC  
= 3.3 V 0.3 V  
= 5.0 V 0.5 V  
0
0
100  
20  
http://onsemi.com  
2
 
NLU1GT125  
DC ELECTRICAL CHARACTERISTICS  
T
= -555C  
A
to +1255C  
T
A
= 25 5C  
Typ  
T
= +855C  
A
Min  
Max  
Min  
Max  
Min  
Max  
Symbol  
Parameter  
Conditions  
V
CC  
(V)  
Unit  
V
IH  
Low-Level Input  
Voltage  
3.0  
4.5 to 5.5  
1.4  
2.0  
1.4  
2.0  
1.4  
2.0  
V
V
Low-Level Input  
Voltage  
3.0  
4.5 to 5.5  
0.53  
0.8  
0.53  
0.8  
0.53  
0.8  
V
V
IL  
V
OH  
High-Level Output  
Voltage  
V
= V or V  
IH  
= -50 mA  
3.0  
4.5  
2.9  
4.4  
3.0  
4.5  
2.9  
4.4  
2.9  
4.4  
IN  
IL  
I
OH  
V
I
I
= V or V  
IH  
= -4 mA  
= -8 mA  
IN  
OH  
OH  
IL  
3.0  
4.5  
2.58  
3.94  
2.48  
3.80  
2.34  
3.66  
V
OL  
Low-Level Output  
Voltage  
V
= V or V  
IH  
= 50 mA  
3.0  
4.5  
0
0
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
V
IN  
IL  
I
OL  
V
I
I
= V or V  
IH  
= 4 mA  
= 8 mA  
IN  
OL  
OL  
IL  
3.0  
4.5  
0.36  
0.36  
0.44  
0.44  
0.52  
0.52  
I
Input Leakage  
Current  
0 v V v 5.5 V  
IN  
0 to 5.5  
0.1  
1.0  
1.0  
mA  
mA  
IN  
I
Quiescent Supply  
Current  
0 v V v V  
5.5  
1.0  
20  
40  
CC  
IN  
CC  
I
Quiescent Supply  
Current  
V
= 3.4 V  
5.5  
1.35  
1.50  
1.65  
mA  
CCT  
IN  
Other Input: V  
or GND  
CC  
I
Output Leakage  
Current  
V
= 5.5 V  
0.0  
0.0  
0.5  
5.0  
2.5  
10  
mA  
mA  
OPD  
OUT  
I
3-State Leakage  
Current  
V
V
= V or V  
IH IL  
= V or  
0.25  
2.5  
OZ  
IN  
OUT  
CC  
GND  
AC ELECTRICAL CHARACTERISTICS (Input t = t = 3.0 ns)  
r
f
T
= -555C  
A
to +1255C  
T
A
= 25 5C  
Typ  
T
= +855C  
A
V
CC  
(V)  
Test  
Condition  
Min  
Max  
Min  
Max  
Min  
Max  
Symbol  
Parameter  
Unit  
t
t
t
,
Propagation Delay, A to Y  
(Figures 3 and 5)  
ns  
3.0 to 3.6  
4.5 to 5.5  
3.0 to 3.6  
4.5 to 5.5  
3.0 to 3.6  
4.5 to 5.5  
C = 15 pF  
L
C = 50 pF  
5.6  
8.1  
8.0  
11.5  
1.0  
1.0  
9.5  
13.0  
12.0  
16.0  
PLH  
t
PHL  
L
C = 15 pF  
L
C = 50 pF  
3.8  
5.3  
5.5  
7.5  
1.0  
1.0  
6.5  
8.5  
8.5  
10.5  
L
,
Output Enable Time, OE to Y  
(Figures 4 and 6)  
ns  
ns  
C = 15 pF  
L
C = 50 pF  
5.4  
7.9  
8.0  
11.5  
1.0  
1.0  
9.5  
13.0  
11.5  
15.0  
PZL  
t
PZH  
L
C = 15 pF  
L
C = 50 pF  
3.6  
5.1  
5.1  
7.1  
1.0  
1.0  
6.0  
8.0  
7.5  
9.5  
L
,
Output Disable Time, OE to Y  
(Figures 4 and 6)  
C = 15 pF  
L
C = 50 pF  
6.5  
8.0  
9.7  
13.2  
1.0  
1.0  
11.5  
15.0  
14.5  
18.5  
PLZ  
t
PHZ  
L
C = 15 pF  
L
C = 50 pF  
4.8  
7.0  
6.8  
8.8  
1.0  
1.0  
8.0  
10.0  
10.0  
12.0  
L
C
Input Capacitance  
4
6
10  
10  
10.0  
pF  
pF  
IN  
C
3-State Output Capacitance  
(Output in High Impedance  
State)  
OUT  
C
Power Dissipation  
Capacitance (Note 3)  
5.0  
14  
pF  
PD  
3. C is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without  
= C V f + I . C is used to determine the no-load  
PD CC in CC PD  
PD  
load. Average operating current can be obtained by the equation I  
CC(OPR)  
2
dynamic power consumption: P = C V  
f + I V  
in CC CC.  
D
PD  
CC  
http://onsemi.com  
3
 
NLU1GT125  
SWITCHING WAVEFORMS  
V
CC  
OE  
50%  
V
CC  
GND  
50%  
t
t
PLZ  
PZL  
A
Y
GND  
HIGH  
IMPEDANCE  
t
PHL  
t
PLH  
50% V  
Y
CC  
V
V
+ 0.3V  
OL  
50% V  
CC  
t t  
PZH PHZ  
- 0.3V  
OH  
50% V  
Y
CC  
HIGH  
IMPEDANCE  
Figure 3. Switching Waveforms  
Figure 4.  
TEST POINT  
1 kW  
TEST POINT  
OUTPUT  
CONNECT TO V WHEN  
CC  
TESTING t  
AND t  
PZL.  
OUTPUT  
PLZ  
DEVICE  
UNDER  
TEST  
CONNECT TO GND  
WHEN  
TESTING t  
DEVICE  
UNDER  
TEST  
C *  
L
C *  
L
AND t  
PZH.  
PHZ  
*Includes all probe and jig capacitance  
*Includes all probe and jig capacitance  
Figure 5. Test Circuit  
Figure 6. Test Circuit  
INPUT  
Figure 7. Input Equivalent Circuit  
ORDERING INFORMATION  
Device  
Package  
Shipping  
NLU1GT125MUTCG  
UDFN6  
(Pb-Free)  
3000 / Tape & Reel  
3000 / Tape & Reel  
3000 / Tape & Reel  
3000 / Tape & Reel  
NLU1GT125AMX1TCG  
NLU1GT125BMX1TCG  
NLU1GT125CMX1TCG  
ULLGA6, 1.45 x 1.0, 0.5P  
(Pb-Free)  
ULLGA6, 1.2 x 1.0, 0.4P  
(Pb-Free)  
ULLGA6, 1.0 x 1.0, 0.35P  
(Pb-Free)  
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging  
Specifications Brochure, BRD8011/D.  
http://onsemi.com  
4
NLU1GT125  
PACKAGE DIMENSIONS  
UDFN6, 1.2x1.0, 0.4P  
CASE 517AA-01  
ISSUE C  
EDGE OF PACKAGE  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER  
ASME Y14.5M, 1994.  
2. CONTROLLING DIMENSION: MILLIMETERS.  
3. DIMENSION b APPLIES TO PLATED TERMINAL  
AND IS MEASURED BETWEEN 0.25 AND  
0.30 mm FROM TERMINAL.  
A
B
D
L1  
4. COPLANARITY APPLIES TO THE EXPOSED  
PAD AS WELL AS THE TERMINALS.  
PIN ONE  
REFERENCE  
E
DETAIL A  
Bottom View  
(Optional)  
MILLIMETERS  
2X  
DIM MIN  
0.45  
A1 0.00  
MAX  
0.55  
0.05  
A
0.10  
C
MOLD CMPD  
EXPOSED Cu  
TOP VIEW  
A3  
b
0.127 REF  
0.25  
2X  
0.15  
0.10  
C
C
D
E
e
1.20 BSC  
1.00 BSC  
0.40 BSC  
A3  
L
0.30  
0.40  
0.15  
0.50  
(A3)  
L1 0.00  
L2 0.40  
0.10  
0.08  
A1  
DETAIL B  
Side View  
(Optional)  
A
MOUNTING FOOTPRINT*  
SEATING  
PLANE  
10X  
C
SIDE VIEW  
6X  
0.42  
6X  
0.22  
C
A1  
5X L  
3
1
L2  
6X b  
0.40  
PITCH  
6
4
1.07  
0.10  
0.05  
C
A B  
e
C
NOTE 3  
DIMENSIONS: MILLIMETERS  
BOTTOM VIEW  
*For additional information on our Pb-Free strategy and soldering  
details, please download the ON Semiconductor Soldering and  
Mounting Techniques Reference Manual, SOLDERRM/D.  
http://onsemi.com  
5
NLU1GT125  
PACKAGE DIMENSIONS  
ULLGA6 1.0x1.0, 0.35P  
CASE 613AD-01  
ISSUE A  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER  
ASME Y14.5M, 1994.  
A
B
D
2. CONTROLLING DIMENSION: MILLIMETERS.  
3. DIMENSION b APPLIES TO PLATED TERMINAL  
AND IS MEASURED BETWEEN 0.15 AND  
0.30 mm FROM THE TERMINAL TIP.  
4. A MAXIMUM OF 0.05 PULL BACK OF THE  
PLATED TERMINAL FROM THE EDGE OF THE  
PACKAGE IS ALLOWED.  
PIN ONE  
REFERENCE  
E
MILLIMETERS  
DIM MIN  
---  
A1 0.00  
MAX  
0.40  
0.05  
0.22  
0.10  
C
A
TOP VIEW  
b
D
E
e
0.12  
0.10  
C
1.00 BSC  
1.00 BSC  
0.35 BSC  
0.05  
0.05  
C
C
L 0.25  
L1 0.30  
0.35  
0.40  
A
SEATING  
PLANE  
MOUNTING FOOTPRINT  
SOLDERMASK DEFINED*  
5X  
6X  
SIDE VIEW  
A1  
C
6X  
0.48  
0.22  
e
NOTE 4  
5X L  
3
1
1.18  
L1  
1
0.35  
0.53  
PKG  
OUTLINE  
PITCH  
6
4
6X b  
DIMENSIONS: MILLIMETERS  
0.10  
0.05  
C
C
A B  
*For additional information on our Pb-Free strategy and soldering  
details, please download the ON Semiconductor Soldering and  
Mounting Techniques Reference Manual, SOLDERRM/D.  
NOTE 3  
BOTTOM VIEW  
http://onsemi.com  
6
NLU1GT125  
PACKAGE DIMENSIONS  
ULLGA6 1.2x1.0, 0.4P  
CASE 613AE-01  
ISSUE A  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER  
ASME Y14.5M, 1994.  
A
B
D
2. CONTROLLING DIMENSION: MILLIMETERS.  
3. DIMENSION b APPLIES TO PLATED TERMINAL  
AND IS MEASURED BETWEEN 0.15 AND  
0.30 mm FROM THE TERMINAL TIP.  
4. A MAXIMUM OF 0.05 PULL BACK OF THE  
PLATED TERMINAL FROM THE EDGE OF THE  
PACKAGE IS ALLOWED.  
PIN ONE  
REFERENCE  
E
MILLIMETERS  
DIM MIN  
---  
A1 0.00  
MAX  
0.40  
0.05  
0.25  
0.10  
C
A
TOP VIEW  
b
D
E
e
0.15  
0.10  
C
1.20 BSC  
1.00 BSC  
0.40 BSC  
0.05  
0.05  
C
C
L 0.25  
L1 0.35  
0.35  
0.45  
A
SEATING  
PLANE  
MOUNTING FOOTPRINT  
SOLDERMASK DEFINED*  
5X  
6X  
SIDE VIEW  
A1  
C
6X  
0.49  
0.26  
e
NOTE 4  
5X L  
3
1
1.24  
L1  
1
0.53  
0.40  
PITCH  
PKG  
OUTLINE  
6
4
6X b  
DIMENSIONS: MILLIMETERS  
0.10  
0.05  
C
C
A B  
*For additional information on our Pb-Free strategy and soldering  
details, please download the ON Semiconductor Soldering and  
Mounting Techniques Reference Manual, SOLDERRM/D.  
NOTE 3  
BOTTOM VIEW  
http://onsemi.com  
7
NLU1GT125  
PACKAGE DIMENSIONS  
ULLGA6 1.45x1.0, 0.5P  
CASE 613AF-01  
ISSUE A  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER  
ASME Y14.5M, 1994.  
2. CONTROLLING DIMENSION: MILLIMETERS.  
3. DIMENSION b APPLIES TO PLATED TERMINAL  
AND IS MEASURED BETWEEN 0.15 AND  
0.30 mm FROM THE TERMINAL TIP.  
4. A MAXIMUM OF 0.05 PULL BACK OF THE  
PLATED TERMINAL FROM THE EDGE OF THE  
PACKAGE IS ALLOWED.  
A
B
D
PIN ONE  
REFERENCE  
E
MILLIMETERS  
DIM MIN  
---  
A1 0.00  
MAX  
0.40  
0.05  
0.25  
A
0.10  
C
TOP VIEW  
b
D
E
e
0.15  
0.10  
C
1.45 BSC  
1.00 BSC  
0.50 BSC  
L
0.25  
L1 0.30  
0.35  
0.40  
0.05  
0.05  
C
C
A
MOUNTING FOOTPRINT  
SOLDERMASK DEFINED*  
5X  
SEATING  
PLANE  
6X  
SIDE VIEW  
6X  
A1  
C
0.49  
0.30  
e
NOTE 4  
5X L  
3
1
1.24  
L1  
1
0.53  
PKG  
OUTLINE  
0.50  
PITCH  
6
4
6X b  
DIMENSIONS: MILLIMETERS  
0.10  
0.05  
C
C
A B  
*For additional information on our Pb-Free strategy and soldering  
details, please download the ON Semiconductor Soldering and  
Mounting Techniques Reference Manual, SOLDERRM/D.  
NOTE 3  
BOTTOM VIEW  
MiniGate is a trademark of Semiconductor Components Industries, LLC (SCILLC).  
ON Semiconductor and  
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice  
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability  
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.  
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All  
operating parameters, including “Typicals” must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights  
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications  
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should  
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,  
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death  
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal  
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.  
PUBLICATION ORDERING INFORMATION  
LITERATURE FULFILLMENT:  
N. American Technical Support: 800-282-9855 Toll Free  
ꢁUSA/Canada  
Europe, Middle East and Africa Technical Support:  
ꢁPhone: 421 33 790 2910  
Japan Customer Focus Center  
ꢁPhone: 81-3-5773-3850  
ON Semiconductor Website: www.onsemi.com  
Order Literature: http://www.onsemi.com/orderlit  
ꢁLiterature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: orderlit@onsemi.com  
For additional information, please contact your local  
Sales Representative  
NLU1GT125/D  

相关型号:

NLU1GT125BMX1TCG

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs
ONSEMI

NLU1GT125CMUTCG

Non-Inverting 3-State Buffer, TTL Level
ONSEMI

NLU1GT125CMX1TCG

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs
ONSEMI

NLU1GT125MUTCG

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs
ONSEMI

NLU1GT125_16

Non-Inverting 3-State Buffer, TTL Level
ONSEMI

NLU1GT126

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs
ONSEMI

NLU1GT126AMUTCG

Non-Inverting 3-State Buffer, TTL Level
ONSEMI

NLU1GT126AMX1TCG

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs
ONSEMI

NLU1GT126BMX1TCG

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs
ONSEMI

NLU1GT126CMUTCG

Non-Inverting 3-State Buffer, TTL Level
ONSEMI

NLU1GT126CMX1TCG

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs
ONSEMI

NLU1GT126MUTCG

Non-Inverting 3-State Buffer, TTL Level LSTTL-Compatible Inputs
ONSEMI