MC10EP33D [ONSEMI]
±4 Divider; ± 4分频器
| 型号： | MC10EP33D |
| 厂家： | 
ONSEMI |
| 描述： | ±4 Divider |
| 文件： | 总8页 (文件大小：92K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
The MC10EP33 is an integrated 4 divider. The differential clock
inputs and the V allow a differential, single–ended or AC coupled
BB
interface to the device. If used, the V
output should be bypassed to
BB
ground with a 0.01µF capacitor.
The reset pin is asynchronous and is asserted on the rising edge.
Upon power–up, the internal flip–flops will attain a random state; the
reset allows for the synchronization of multiple EP33’s in a system.
http://onsemi.com
8
• 320ps Propagation Delay
• 3 GHz Typical Toggle Frequency
1
• PECL mode: 3.0V to 5.5V V
with V = 0V
CC
EE
SO–8
D SUFFIX
CASE 751
• ECL mode: 0V V
CC
with V = –3.0V to –5.5V
EE
• Internal Input Resistors: Pulldown on D, D
• Q Output will default LOW with inputs open or at V
• ESD Protection: >4KV HBM, >200V MM
MARKING DIAGRAM
EE
8
1
• V Output
A = Assembly Location
L = Wafer Lot
Y = Year
BB
HEP33
ALYW
• New Differential Input Common Mode Range
• Moisture Sensitivity Level 1, Indefinite Time Out of Drypack
• Flammability Rating: UL–94 code V–0 @ 1/8”,
Oxygen Index 28 to 34
W = Work Week
*For additional information, see Application Note
AND8002/D
• Transistor Count = 91 devices
PIN DESCRIPTION
PIN
FUNCTION
RESET 1
8
7
V
CC
CLK, CLK
Reset
ECL Clock Inputs
ECL Asynchronous Reset
Reference Voltage Output
ECL Data Outputs
R
4
V
BB
Q, Q
CLK
CLK
2
3
Q
Q
V
CC
Positive Supply
V
EE
Negative, 0 Supply
6
5
TRUTH TABLE
V
BB
4
V
EE
CLK
CLK
RESET
Q
Q
X
Z
X
Z
Z
L
L
F
H
F
Figure 1. 8–Lead Pinout (Top View) and Logic Diagram
Z = LOW to HIGH Transition
Z = HIGH to LOW Transition
F = Divide by 4 Function
ORDERING INFORMATION
Device
Package
Shipping
MC10EP33D
SOIC
98 Units/Rail
MC10EP33DR2
SOIC
2500 Tape & Reel
Semiconductor Components Industries, LLC, 1999
1
Publication Order Number:
December, 1999 – Rev. 1
MC10EP33/D
MC10EP33
MAXIMUM RATINGS*
Symbol
Parameter
Value
–6.0 to 0
6.0 to 0
–6.0 to 0
6.0 to 0
Unit
VDC
VDC
VDC
VDC
mA
V
V
V
V
Power Supply (V
Power Supply (V
= 0V)
= 0V)
EE
CC
CC
EE
Input Voltage (V
Input Voltage (V
Output Current
= 0V, V not more negative than V )
EE
I
I
CC
I
= 0V, V not more positive than V
)
CC
EE
I
I
Continuous
Surge
50
100
out
I
V
Sink/Source Current
± 0.5
mA
°C
BB
BB
T
Operating Temperature Range
Storage Temperature
–40 to +85
–65 to +150
A
T
°C
stg
θ
Thermal Resistance (Junction–to–Ambient)
Still Air
500lfpm
190
130
°C/W
JA
θ
Thermal Resistance (Junction–to–Case)
41 to 44 ± 5%
°C/W
°C
JC
T
Solder Temperature (<2 to 3 Seconds: 245°C desired)
265
sol
* Maximum Ratings are those values beyond which damage to the device may occur.
Use for inputs of same package only.
CLK
t
RR
RESET
Q
Figure 2. Timing Diagram
http://onsemi.com
2
MC10EP33
DC CHARACTERISTICS, ECL/LVECL (V
= 0V; V
= –5.5V to –3.0V) (Note 4.)
CC
EE
–40°C
Typ
26
25°C
Typ
26
85°C
Typ
26
Symbol
Characteristic
Power Supply Current
Min
Max
Min
Max
Min
Max
Unit
18
34
18
34
18
34
mA
IEE
(Note 1.)
V
V
V
V
Output HIGH Voltage
(Note 2.)
–1135 –1060 –885 –1070 –945
–820 –1010 –885
–760
mV
mV
mV
mV
OH
OL
IH
Output LOW Voltage
(Note 2.)
–1935 –1810 –1685 –1870 –1745 –1620 –1810 –1685 –1560
Input HIGH Voltage
Single Ended
–1210
–1935
–885 –1145
–1610 –1870
–820 –1085
–1545 –1810
–760
Input LOW Voltage
Single Ended
–1485
IL
V
V
Output Voltage Reference
–1510 –1410 –1310 –1445 –1345 –1245 –1385 –1285 –1185
mV
V
BB
Input HIGH Voltage Common Mode
Range (Note 3.)
V +2.0
EE
0.0
V +2.0
EE
0.0
V +2.0
EE
0.0
IHCMR
I
I
Input HIGH Current
150
150
150
µA
µA
IH
Input LOW Current
CLK
CLK
0.5
–150
0.5
–150
0.5
–150
IL
NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The
circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.
1. V
= 0V, V
= V
to V
, all other pins floating.
CC
EE
EEmin
EEmax
CC
2. All loading with 50 ohms to V –2.0 volts.
3. V
IHCMR
4. Input and output parameters vary 1:1 with V
min varies 1:1 with V , max varies 1:1 with V .
EE CC
.
CC
DC CHARACTERISTICS, LVPECL (V
= 3.3V ± 0.3V, V
= 0V) (Note 8.)
EE
CC
–40°C
Typ
26
25°C
Typ
26
85°C
Typ
26
Symbol
Characteristic
Power Supply Current
Min
Max
Min
Max
Min
Max
Unit
18
34
18
34
18
34
mA
IEE
(Note 5.)
V
V
V
V
Output HIGH Voltage
(Note 6.)
2165
1365
2090
1365
2240
1490
2415
1615
2415
1690
2230
1430
2155
1430
2355
1555
2480
1680
2480
1755
2290
1490
2215
1490
2415
1615
2540
1740
2540
1815
mV
mV
mV
mV
OH
OL
IH
Output LOW Voltage
(Note 6.)
Input HIGH Voltage
Single Ended
Input LOW Voltage
Single Ended
IL
V
V
Output Voltage Reference
1790
2.0
1890
1990
3.3
1855
2.0
1955
2055
3.3
1915
2.0
2015
2115
3.3
mV
V
BB
Input HIGH Voltage Common Mode
Range (Note 7.)
IHCMR
I
I
Input HIGH Current
150
150
150
µA
µA
IH
Input LOW Current
CLK
CLK
0.5
–150
0.5
–150
0.5
–150
IL
NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The
circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.
5. V
= 3.3V, V = 0V, all other pins floating.
CC
EE
6. All loading with 50 ohms to V –2.0 volts.
CC
7. V
min varies 1:1 with V , max varies 1:1 with V .
EE CC
IHCMR
8. Input and output parameters vary 1:1 with V
.
CC
http://onsemi.com
3
MC10EP33
DC CHARACTERISTICS, PECL (V
= 5.0V ± 0.5V, V
= 0V) (Note 12.)
EE
CC
–40°C
25°C
Typ
26
85°C
Typ
26
Symbol
Characteristic
Power Supply Current
Min
Typ
Max
Min
Max
Min
Max
Unit
18
26
34
18
34
18
34
mA
IEE
(Note 9.)
V
V
V
V
Output HIGH Voltage
(Note 10.)
3865
3065
3790
3065
3940
3190
4115
3315
4115
3390
3930
3130
3855
3130
4055
3255
4180
3380
4180
3455
3990
3190
3915
3190
4115
3315
4240
3440
4240
3515
mV
mV
mV
mV
OH
OL
IH
Output LOW Voltage
(Note 10.)
Input HIGH Voltage
Single Ended
Input LOW Voltage
Single Ended
IL
V
V
Output Voltage Reference
3490
2.0
3590
3690
5.0
3555
2.0
3655
3755
5.0
3615
2.0
3715
3815
5.0
mV
V
BB
Input HIGH Voltage Common Mode
Range (Note 11.)
IHCMR
I
I
Input HIGH Current
150
150
150
µA
µA
IH
Input LOW Current
CLK
CLK
0.5
–150
0.5
–150
0.5
–150
IL
NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The
circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.
9. V
= 5.0V, V = 0V, all other pins floating.
CC
EE
10.All loading with 50 ohms to V –2.0 volts.
CC
11. V
min varies 1:1 with V , max varies 1:1 with V .
EE CC
IHCMR
12.Input and output parameters vary 1:1 with V
.
CC
AC CHARACTERISTICS (V
= 0V; V
EE
= –3.0V to –5.5V) or (V
= 3.0V to 5.5V; V
EE = 0V)
CC
CC
–40°C
25°C
85°C
Typ
3.0
Symbol
Characteristic
Min
Typ
Max
Min
2.5
Typ
Max
Min
Max
Unit
f
Maximum Toggle Frequency
(Note 13.)
2.5
3.0
3.0
2.5
GHz
max
t
t
,
Propagation Delay to
Output Differential
CLK/Q
RESET/Q
225
200
300
270
360
360
250
250
320
320
380
380
275
275
350
350
425
425
ps
PLH
PHL
t
t
t
t
Set/Reset Recovery
300
225
5.0
300
225
5.0
300
225
5.0
ps
ps
RR
Duty Cycle Skew (Note 14.)
20
20
20
SKEW
PW
Minimum Pulse Width
Cycle–to–Cycle Jitter
Input Voltage Swing (Diff.)
RESET
550
480
TBD
800
170
550
480
TBD
800
180
550
480
TBD
800
200
ps
ps
JITTER
V
150
90
1200
200
150
100
1200
250
150
120
1200
280
mV
ps
PP
t
r
t
f
Output Rise/Fall Times
(20% – 80%)
Q, Q
13.F
max
guaranteed for functionality only. V
OL
and V
levels are guaranteed at DC only.
OH
14.Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays
are measured from the cross point of the inputs to the cross point of the outputs.
http://onsemi.com
4
MC10EP33
PACKAGE DIMENSIONS
SO–8
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751–06
ISSUE T
NOTES:
D
A
1. DIMENSIONING AND TOLERANCING PER ASME
Y14.5M, 1994.
C
2. DIMENSIONS ARE IN MILLIMETER.
3. DIMENSION D AND E DO NOT INCLUDE MOLD
PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS
OF THE B DIMENSION AT MAXIMUM MATERIAL
CONDITION.
8
1
5
4
M
M
0.25
B
H
E
h X 45
MILLIMETERS
B
e
DIM MIN
MAX
1.75
0.25
0.49
0.25
5.00
4.00
A
A1
B
C
D
E
1.35
0.10
0.35
0.19
4.80
3.80
A
C
SEATING
PLANE
L
e
1.27 BSC
0.10
H
h
L
5.80
0.25
0.40
0
6.20
0.50
1.25
7
A1
B
M
S
S
0.25
C B
A
http://onsemi.com
5
MC10EP33
Notes
http://onsemi.com
6
MC10EP33
Notes
http://onsemi.com
7
MC10EP33
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
withoutfurthernoticetoanyproductsherein. SCILLCmakesnowarranty,representationorguaranteeregardingthesuitabilityofitsproductsforanyparticular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLCproductsarenotdesigned, intended, orauthorizedforuseascomponentsinsystemsintendedforsurgicalimplantintothebody, orotherapplications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorneyfees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
USA/EUROPE Literature Fulfillment:
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Email: ONlit–asia@hibbertco.com
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549
Phone: 81–3–5487–8345
Fax Response Line*: 303–675–2167
800–344–3810 Toll Free USA/Canada
*To receive a Fax of our publications
Email: r14153@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.
N. America Technical Support: 800–282–9855 Toll Free USA/Canada
MC10EP33/D
相关型号：
©2020 ICPDF网 联系我们和版权申明