GTL2005PWDH [NXP]

Quad GTL/GTL to LVTTL/TTL bidirectional non-latched translator; 四GTL / GTL为LVTTL / TTL双向非锁存翻译
GTL2005PWDH
型号: GTL2005PWDH
厂家: NXP    NXP
描述:

Quad GTL/GTL to LVTTL/TTL bidirectional non-latched translator
四GTL / GTL为LVTTL / TTL双向非锁存翻译

驱动程序和接口 接口集成电路 光电二极管
文件: 总8页 (文件大小:89K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
GTL2005  
Quad GTL/GTL+ to LVTTL/TTL  
bidirectional non-latched translator  
Product specification  
1999 Sep 17  
Supersedes data of 1999 Jun 23  
Philips  
Semiconductors  
Philips Semiconductors  
Product specification  
Quad GTL/GTL+ to LVTTL/TTL  
bidirectional non-latched translator  
GTL2005  
FEATURES  
PIN CONFIGURATION  
Operates as a quad GTL/GTL+ sampling receiver or as a  
LVTTL/TTL to GTL/GTL+ driver  
DIR  
A0  
1
2
3
4
5
14  
13  
12  
11  
V
CC  
Quad bidirectional bus interface  
Live insertion/extraction permitted  
Latch-up protection exceeds 500 mA per JESD78  
B0  
B1  
A1  
GTLREF  
A2  
GND  
B2  
ESD protection exceeds 2000 V HBM per JESD22-A114, and  
10  
9
1000 V CDM per JESD22-CC101  
A3  
6
7
B3  
DESCRIPTION  
GND  
8
GND  
The GTL2005 is a quad translating transceiver designed for 3.3 V  
+
system interface with a GTL/GTL bus.  
SW00321  
The direction pin allows the part to function as either a GTL to TTL  
sampling receiver or as a TTL to GTL interface.  
QUICK REFERENCE DATA  
CONDITIONS  
= 25°C  
TYPICAL  
SYMBOL  
PARAMETER  
UNIT  
T
B to A  
A to B  
amb  
t
t
Propagation delay  
2.1  
1.9  
4.1  
4.3  
PLH  
PHL  
C = 50 pF; V = 3.3 V  
ns  
L
CC  
An to Bn or Bn to An  
Input capacitance DIR  
I/O pin capacitance  
C
V = 0 V or V  
I CC  
3.0  
7.8  
3.0  
4.5  
pF  
pF  
IN  
C
Outputs disabled; V = 0 V or 3.0 V  
I/O  
I/O  
ORDERING INFORMATION  
PACKAGES  
TEMPERATURE RANGE  
–40°C to +85°C  
ORDER CODE  
DWG NUMBER  
14-Pin Plastic TSSOP Type II  
GTL2005 PW DH  
SOT402-1  
PIN DESCRIPTION  
LOGIC SYMBOL  
PIN NUMBER SYMBOL  
NAME AND FUNCTION  
1
2, 3, 5, 6  
13, 12, 10, 9  
4
DIR  
Direction control input  
Data inputs/outputs (A side, GTL)  
Data inputs/outputs (B side, TTL)  
GTL reference voltage  
A0  
A1  
B0  
A0 – A3  
B0 – B3  
GTLREF  
GND  
B1  
7, 8, 11  
14  
Ground (0 V)  
V
CC  
Positive supply voltage  
A2  
A3  
B2  
B3  
FUNCTION TABLE  
INPUT  
INPUT/OUTPUT  
DIR  
H
B
A
GTLREF  
DIR  
Inputs  
Bn = An  
Inputs  
L
An = Bn  
SW00320  
H = HIGH voltage level  
L = LOW voltage level  
2
1999 Sep 17  
853–2171 22353  
Philips Semiconductors  
Product specification  
Quad GTL/GTL+ to LVTTL/TTL  
bidirectional non-latched translator  
GTL2005  
1
ABSOLUTE MAXIMUM RATINGS  
In accordance with the Absolute Maximum System (IEC 134); voltages are referenced to GND (ground = 0 V).  
SYMBOL  
PARAMETER  
DC supply voltage  
TEST CONDITIONS  
RATING  
UNIT  
V
V
–0.5 to +4.6  
–50  
CC  
IK  
I
DC input diode current  
V < 0  
I
mA  
V
A port  
B port  
–0.5 to +7.0  
–0.5 to +4.6  
–50  
3
V
I
DC input voltage  
V
I
DC output diode current  
V
O
< 0  
mA  
V
OK  
Output in Off or High state; A port  
–0.5 to +7.0  
–0.5 to +4.6  
128  
3
V
O
DC output voltage  
Output in Off or High state; B port  
V
A port  
B port  
A port  
mA  
mA  
mA  
°C  
I
OL  
Current into any output in the LOW state  
80  
I
Current into any output in the HIGH state  
Storage temperature range  
–64  
OH  
T
stg  
–60 to +150  
NOTES:  
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the  
device at these or any other conditions beyond those indicated under “Recommended Operating Conditions” is not implied. Exposure to  
absolute-maximum-rated conditions for extended periods may affect device reliability.  
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction  
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.  
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.  
1
RECOMMENDED OPERATING CONDITIONS  
SYMBOL  
PARAMETER  
Supply voltage  
TEST CONDITIONS  
MIN  
0
TYP  
MAX  
3.6  
UNIT  
V
CC  
V
GTL  
GTL+  
1.14  
1.35  
0.74  
0.87  
0
1.2  
1.5  
0.8  
1.0  
0
1.26  
1.65  
0.87  
1.10  
V
Termination voltage  
Supply voltage  
V
V
V
V
V
TT  
GTL  
V
REF  
GTL+  
A port  
V
TT  
V
Input voltage  
I
Except A port  
A port  
0
5.5  
V
+ 50 mV  
2
REF  
V
HIGH-level input voltage  
IH  
Except A port  
A port  
V
– 50 mV  
0.8  
REF  
V
LOW-level input voltage  
IL  
Except A port  
B port  
I
HIGH-level output current  
LOW-level output current  
–12  
40  
mA  
mA  
mA  
°C  
OH  
A port  
I
OL  
B port  
12  
T
amb  
Operating free-air temperature range  
–40  
85  
NOTE:  
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.  
3
1999 Sep 17  
Philips Semiconductors  
Product specification  
Quad GTL/GTL+ to LVTTL/TTL  
bidirectional non-latched translator  
GTL2005  
DC ELECTRICAL CHARACTERISTICS  
Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).  
LIMITS  
–40°C to +85°C  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
UNIT  
1
MIN  
V –0.2  
CC  
TYP  
MAX  
V
V
V
V
V
V
V
V
V
V
V
V
V
= 3.0 to 3.6 V I = –100 µA  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
; OH  
V
B port  
V
OH  
= 3.0 V I = –12 mA  
2.0  
; OH  
A port  
= 3.0 V I = 40 mA  
0.4  
0.8  
± 1  
± 1  
10  
V
V
; OL  
V
OL  
B port  
= 3.0 V I = 12 mA  
; OL  
Control inputs  
A port  
= 3.6 V; V = V or GND  
I CC  
= 3.6 V; V = V or GND  
I
TT  
= 0 or 3.6 V; V = 5.5  
I
I
µA  
I
= 3.6 V; V = V  
± 1  
–5  
B port  
I
CC  
= 3.6 V; V = 0 V  
I
I
A port  
= 0 V;V or V = 0 to 4.5 V  
± 100  
125  
3
µA  
µA  
mA  
µA  
pF  
OFF  
I
O
I
B port  
= 5.5 V; V = 3.0 V  
50  
EX  
CC  
O
CC  
I
A or B port  
= 3.6 V;V = V or GND; I = 0  
I CC O  
CC  
CC  
3
I  
CC  
B port or control inputs  
Control inputs  
B port  
= 3.6 V; V = V –0.6 V  
500  
I
CC  
C
V = 3.0 V or 0  
I
3
I
V
= 3.0 V or 0  
7.8  
4.5  
O
O
C
pF  
IO  
A port  
V
= V or 0  
TT  
NOTES:  
1. All typical values are measured at V = 3.3 V and T  
= 25°C.  
amb  
CC  
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
3. This is the increase in supply current for each input that is at the specified TTL voltage level rather than V  
CC or GND.  
AC CHARACTERISTICS (3.3 V "0.3 V RANGE)  
LIMITS (GTL)  
LIMITS (GTL+)  
V
CC  
= 3.3 V "0.3 V  
V
CC  
= 3.3 V "0.3 V  
SYMBOL  
PARAMETER  
WAVEFORM  
UNIT  
V
REF  
= 0.8 V  
V
REF  
= 1.0 V  
1
1
MIN  
TYP  
MAX  
MIN  
TYP  
MAX  
t
t
2.1  
1.9  
2.3  
2.6  
2.1  
1.9  
2.3  
2.6  
PLH  
PHL  
Bn to An  
An to Bn  
1
2
ns  
ns  
t
t
4.1  
4.4  
5.4  
5.4  
4.2  
3.8  
5.3  
4.8  
PLH  
PHL  
NOTES:  
1. All typical values are at V = 3.3 V and T  
= 25°C.  
amb  
CC  
4
1999 Sep 17  
Philips Semiconductors  
Product specification  
Quad GTL/GTL+ to LVTTL/TTL  
bidirectional non-latched translator  
GTL2005  
AC WAVEFORMS  
V
V
= 1.5 V at V w 3.0 V, V = V /2 at V v 2.7 V for B ports and control pins  
M
CC M CC CC  
= V  
for A ports  
M
Ref  
3.0  
t
PLH  
3.0V  
0V  
Input  
V
REF  
V
REF  
V
V
M
V V  
M
0V  
V
t
t
PHL  
PLH  
VOLTAGE WAVEFORMS PULSE DURATION  
= 1.5V for B port and 0.8V for A port  
V
OH  
M
1.5V  
1.5V  
Output  
3.0V  
V
OL  
Input  
1.5V  
1.5V  
PRR 10MHz, Z = 50, t 2.5ns, t 2.5ns.  
O
r
f
0V  
t
t
PHL  
PLH  
SW00469  
V
V
OH  
OL  
Waveform 2.  
V
V
REF  
REF  
Output  
VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES  
B port to A port  
SW00470  
Waveform 1.  
TEST CIRCUIT  
V
CC  
V
V
TT  
CC  
V
V
O
I
PULSE  
GENERATOR  
25Ω  
D.U.T.  
V
V
O
I
50pF  
PULSE  
GENERATOR  
R
T
R
= 500Ω  
L
D.U.T.  
C
L
R
30pF  
T
C
L
Test Circuit for switching times  
DEFINITIONS  
SW00332  
R
L
C
L
R
T
= Load resistor  
Figure 2. Load circuit for A outputs  
= Load capacitance includes jig and probe capacitance  
= Termination resistance should be equal to Z of pulse generators.  
OUT  
SW00471  
Figure 1. Load circuitry for switching times  
5
1999 Sep 17  
Philips Semiconductors  
Product specification  
Quad GTL/GTL+ to LVTTL/TTL  
bidirectional non-latched translator  
GTL2005  
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm  
SOT402-1  
6
1999 Sep 17  
Philips Semiconductors  
Product specification  
Quad GTL/GTL+ to LVTTL/TTL  
bidirectional non-latched translator  
GTL2005  
NOTES  
7
1999 Sep 17  
Philips Semiconductors  
Product specification  
Quad GTL/GTL+ to LVTTL/TTL  
bidirectional non-latched translator  
GTL2005  
Data sheet status  
[1]  
Data sheet  
status  
Product  
status  
Definition  
Objective  
specification  
Development  
This data sheet contains the design target or goal specifications for product development.  
Specification may change in any manner without notice.  
Preliminary  
specification  
Qualification  
This data sheet contains preliminary data, and supplementary data will be published at a later date.  
Philips Semiconductors reserves the right to make changes at any time without notice in order to  
improve design and supply the best possible product.  
Product  
specification  
Production  
This data sheet contains final specifications. Philips Semiconductors reserves the right to make  
changes at any time without notice in order to improve design and supply the best possible product.  
[1] Please consult the most recently issued datasheet before initiating or completing a design.  
Definitions  
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For  
detailed information see the relevant data sheet or data handbook.  
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one  
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or  
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended  
periods may affect device reliability.  
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips  
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or  
modification.  
Disclaimers  
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can  
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications  
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.  
RighttomakechangesPhilipsSemiconductorsreservestherighttomakechanges, withoutnotice, intheproducts, includingcircuits,standard  
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no  
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these  
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless  
otherwise specified.  
Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Copyright Philips Electronics North America Corporation 1999  
All rights reserved. Printed in U.S.A.  
Sunnyvale, California 94088–3409  
Telephone 800-234-7381  
Date of release: 12-99  
Document order number:  
9397 750 06695  
Philips  
Semiconductors  

相关型号:

GTL2005PWDH-T

IC SPECIALTY INTERFACE CIRCUIT, PDSO14, PLASTIC, SOT-402, TSSOP2-14, Interface IC:Other
NXP

GTL2006

13-bit GTL-/GTL/GTL+ to LVTTL translator
NXP

GTL2006PW

13-bit GTL-/GTL/GTL+ to LVTTL translator
NXP

GTL2007

13-bit GTL to LVTTL translator with power good control
NXP

GTL2007PW

13-bit GTL to LVTTL translator with power good control
NXP

GTL2007PW,112

GTL2007 - 12-bit GTL to LVTTL translator with power good control TSSOP2 28-Pin
NXP

GTL2007PW,118

GTL2007 - 12-bit GTL to LVTTL translator with power good control TSSOP2 28-Pin
NXP

GTL2008

12-bit GTL to LVTTL translator with power good control and high-impedance LVTTL and GTL outputs
NXP

GTL2008PW

12-bit GTL to LVTTL translator with power good control and high-impedance LVTTL and GTL outputs
NXP

GTL2008PW,118

GTL2008 - 12-bit GTL to LVTTL translator with power good control and high-impedance LVTTL and GTL outputs TSSOP2 28-Pin
NXP

GTL2009

3-bit GTL Front-Side Bus frequency comparator
NXP

GTL2009PW

3-bit GTL Front-Side Bus frequency comparator
NXP