7LVC543APWDH-T [NXP]

IC LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver;
7LVC543APWDH-T
型号: 7LVC543APWDH-T
厂家: NXP    NXP
描述:

IC LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver

文件: 总12页 (文件大小:108K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
74LVC543A  
Octal D-type registered transceiver  
(3-State)  
Product specification  
1998 Jul 31  
Supersedes data of 1997 Jun 30  
IC24 Data Handbook  
Philips  
Semiconductors  
Philips Semiconductors  
Product specification  
Octal D-type registered transceiver (3-State)  
74LVC543A  
FEATURES  
DESCRIPTION  
The 74LVC543A is a high–performance, low–power, low–voltage,  
Si–gate CMOS device and superior to most advanced CMOS  
compatible TTL families.  
5-volt tolerant inputs/outputs, for interfacing with 5-volt logic  
Supply voltage range of 1.2V to 3.6V  
Complies with JEDEC standard no. 8–1A  
CMOS low power consumption  
The 74LVC543A is an octal registered transceiver containing two  
sets of D–type latches for temporary storage of the data flow in  
either direction. Separate latch enable (LE , LE ) and output  
AB  
BA  
enable (OE , OE ) inputs are provided for each register to permit  
independent control of inputting and outputting in either direction of  
the data flow.  
Direct interface with TTL levels  
AB  
BA  
8-bit octal transceiver with D-type latch  
Back-to-back registers for storage  
The 74LVC543A contains eight D–type latches, with separate inputs  
and controls for each set. For data flow from A to B, for example, the  
Separate controls for data flow in each direction  
3-State non-inverting outputs for bus oriented applications  
A–to–B enable (E ) input must be LOW in order to enter data from  
AB  
A –A or take data from B –B , as indicated in the function table.  
0
7
0
7
With E LOW, a LOW signal on the A–to–B latch enable (LE  
)
AB  
AB  
High impedance when V = 0V  
CC  
input makes the A–to–B latches transparent; a subsequent LOW–to  
HIGH transition of the LE signal puts the A data into the latches  
AB  
where it is stored and the B outputs no longer change with the A  
inputs. With E and OE both low, the 3–state B output buffers  
AB  
AB  
are active and display the data present at the outputs of the A  
latches  
QUICK REFERENCE DATA  
GND = 0V; T  
= 25°C; T = T 2.5ns  
amb  
r f  
SYMBOL  
/t  
PARAMETER  
Propagation delay  
CONDITIONS  
C = 50 pF  
TYPICAL  
UNIT  
L
t
3.3  
ns  
PHL PLH  
A to B  
V
CC  
= 3.3V  
n
n
C
input capacitance  
5.0  
10.0  
27  
pF  
pF  
pF  
I
C
C
input/output capacitance  
I/O  
power dissipation capacitance per latch  
V
CC  
= 3.3V  
PD  
NOTES:  
1. C is used to determine the dynamic power dissipation (P in µW)  
PD  
D
2
2
P
= C x V  
x f +Σ (C x V  
x f where:  
D
PD  
CC  
i
L
CC o )  
f = input frequency in MHz; C = output load capacity in pF;  
i
L
f = output frequency in MHz; V = supply voltage in V;  
o
CC  
2
Σ (C x V  
x f = sum of the outputs  
L
CC  
o )  
2. The condition is V = GND to V  
I
CC  
ORDERING INFORMATION  
TEMPERATURE OUTSIDE NORTH  
PACKAGES  
NORTH AMERICA  
PKG DWG. #  
RANGE  
AMERICA  
24-Pin Plastic Small Outline (SO)  
–40°C to +85°C  
–40°C to +85°C  
–40°C to +85°C  
74LVC543A D  
74LVC543A DB  
74LVC543A PW  
74LVC543A D  
74LVC543A DB  
7LVC543APW DH  
SOT137-1  
SOT340-1  
SOT355-1  
24-Pin Plastic Shrink Small Outline (SSOP) Type II  
24-Pin Plastic Thin Shrink Small Outline (TSSOP) Type I  
2
1998 Jul 31  
853-1992 19813  
Philips Semiconductors  
Product specification  
Octal D-type registered transceiver (3-State)  
74LVC543A  
PIN CONFIGURATION  
LOGIC SYMBOL  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
V
LEBA  
CC  
2
3
OEBA  
A0  
EAB  
B0  
B1  
B2  
B3  
B4  
B5  
3
4
5
A0  
A1  
A2  
B0 22  
B1 21  
B2 20  
4
A1  
5
A2  
6
7
8
9
A3  
A4  
A5  
A6  
B3 19  
B4 18  
B5 17  
B6 16  
6
A3  
7
A4  
8
A5  
9
10 A7  
B7 15  
A6  
B6  
B7  
10  
11  
A7  
EBA  
LEAB  
OEAB  
2 OEBA  
13 OEAB  
11 EBA  
GND 12  
SW00212  
23 EAB  
14 LEAB  
1 LEBA  
PIN DESCRIPTION  
PIN NUMBER  
SYMBOL  
FUNCTION  
’B’ to ’A’ latch enable input  
(active LOW)  
SW00213  
1
LE  
BA  
’B’ to ’A’ output enable  
input (active LOW)  
2
OE  
BA  
LOGIC SYMBOL (IEEE/IEC)  
3,4,5,6, 7, 8, 9 10  
A to A  
’A’ data inputs/outputs  
0
7
7
2
1EN3  
’B’ to ’A’ enable input  
(active LOW)  
23  
11  
12  
E
BA  
G1  
1
1C5  
GND  
ground (0V)  
13  
2EN4  
11  
G2  
22, 21, 20, 19,  
18, 17, 16, 15  
B to B  
0
’B’ data inputs/outputs  
14  
2C6  
’A’ to ’B’ output enable  
input (active LOW)  
22  
3
13  
14  
OE  
AB  
5D  
3
6D  
4
’A’ to ’B’ latch enable input  
(active LOW)  
4
21  
20  
19  
18  
17  
16  
15  
LE  
AB  
5
’A’ to ’B’ enable input  
(active LOW)  
6
23  
24  
E
AB  
7
V
CC  
positive supply voltage  
8
9
10  
SW00214  
3
1998 Jul 31  
Philips Semiconductors  
Product specification  
Octal D-type registered transceiver (3-State)  
74LVC543A  
LOGIC DIAGRAM  
OE  
BA  
E
BA  
LE  
BA  
AB  
OE  
E
AB  
LE  
AB  
LE  
D
B
n
A
n
LE  
D
8 IDENTICAL  
CHANNELS  
TO 7 OTHER CHANNELS  
SW00215  
FUNCTION TABLE  
INPUTS  
OPERATING MODES  
OUTPUTS  
OE  
E
XX  
LE  
XX  
DATA  
XX  
Disabled  
Disabled  
H
X
H
X
X
X
Z
Z
X
X
L
L
L
L
h
l
Z
Z
Disabled + Latch  
Latch + Display  
Transparent  
L
L
L
L
h
l
H
L
L
L
L
L
L
L
H
L
H
L
Hold  
L
L
H
X
NC  
(do nothing)  
NOTES:  
XX  
H
L
h
l
X
NC  
Z
=
=
=
=
=
=
=
=
=
AB for A-to-B direction, BA for B-to-A direction  
High voltage level  
Low voltage level  
High state must be present one setup time before the Low-to-High transition of LE , LE , E , E  
Low state must be present one setup time before the Low-to-High transition of LE , LE , E , E  
Don’t care  
Low-to-High level transition  
No change  
AB  
BA  
AB  
BA  
BA  
AB BA AB  
High impedance OFF state  
4
1998 Jul 31  
Philips Semiconductors  
Product specification  
Octal D-type registered transceiver (3-State)  
74LVC543A  
RECOMMENDED OPERATING CONDITIONS  
LIMITS  
SYMBOL  
PARAMETER  
CONDITIONS  
UNIT  
MIN  
2.7  
1.2  
0
MAX  
V
V
DC supply voltage (for max. speed performance)  
DC supply voltage (for low-voltage applications)  
DC Input voltage range  
3.6  
3.6  
5.5  
V
V
V
CC  
CC  
V
I
DC Output voltage range; output HIGH or LOW  
state  
0
V
CC  
V
V
I/O  
DC input voltage range; output 3-State  
0
5.5  
V
T
amb  
Operating ambient temperature range in free-air  
–40  
+85  
°C  
V
CC  
V
CC  
= 1.2 to 2.7V  
= 2.7 to 3.6V  
0
0
20  
10  
t , t  
r
Input rise and fall times  
ns/V  
f
1
ABSOLUTE MAXIMUM RATINGS  
In accordance with the Absolute Maximum Rating System (IEC 134)  
Voltages are referenced to GND (ground = 0V)  
SYMBOL  
PARAMETER  
DC supply voltage  
CONDITIONS  
RATING  
UNIT  
V
V
CC  
I
IK  
–0.5 to +6.5  
–50  
DC input diode current  
V t0  
mA  
V
I
V
I
DC input voltage  
Note 2  
uV or V t 0  
–0.5 to +6.5  
"50  
I
DC output diode current  
V
O
mA  
V
OK  
CC  
O
DC output voltage; output HIGH or LOW state  
DC input voltage; output 3-State  
DC output source or sink current  
Note 2  
Note 2  
–0.5 to V +0.5  
CC  
V
I/O  
–0.5 to 6.5  
"50  
V
I
O
V
O
= 0 to V  
CC  
mA  
mA  
°C  
I
, I  
DC V or GND current  
"100  
GND CC  
CC  
T
stg  
Storage temperature range  
–65 to +150  
Power dissipation per package  
– plastic mini-pack (SO)  
– plastic shrink mini-pack (SSOP and TSSOP)  
P
TOT  
above +70°C derate linearly with 8 mW/K  
above +60°C derate linearly with 5.5 mW/K  
500  
500  
mW  
NOTES:  
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the  
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to  
absolute-maximum-rated conditions for extended periods may affect device reliability.  
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
5
1998 Jul 31  
Philips Semiconductors  
Product specification  
Octal D-type registered transceiver (3-State)  
74LVC543A  
DC ELECTRICAL CHARACTERISTICS  
Over recommended operating conditions voltages are referenced to GND (ground = 0V)  
LIMITS  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
Temp = -40°C to +85°C  
UNIT  
1
MIN  
TYP  
MAX  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 1.2V  
V
CC  
V
HIGH level Input voltage  
LOW level Input voltage  
V
V
IH  
= 2.7 to 3.6V  
= 1.2V  
2.0  
GND  
0.8  
V
IL  
= 2.7 to 3.6V  
= 2.7V; V = V or V ; I = –12mA  
V
V
V
V
*0.5  
I
IH  
IL  
O
CC  
CC  
CC  
CC  
= 3.0V; V = V or V ; I = –100µA  
*0.2  
*0.6  
*0.8  
V
CC  
I
IH  
IL  
O
O
O
V
OH  
HIGH level output voltage  
LOW level output voltage  
V
= 3.0V; V = V or V  
I
I
= –18mA  
= –24mA  
I
IH  
IL;  
IL;  
= 3.0V; V = V or V  
I
IH  
= 2.7V; V = V or V ; I = 12mA  
0.40  
0.20  
0.55  
"5  
I
IH  
IL  
O
= 3.0V; V = V or V ; I = 100µA  
GND  
V
OL  
V
I
IH  
IL  
O
O
= 3.0V; V = V or V  
I
= 24mA  
Not for I/O pins  
I
IH  
IL;  
I
Input leakage current  
= 3.6V; V = 5.5V or GND  
"0.1  
"0.1  
0.1  
µA  
µA  
µA  
µA  
µA  
I
I
I
/I  
Input current for common I/O pins  
3-State output OFF-state current  
Power off leakage supply  
Quiescent supply current  
= 3.6V; V = 5.5V or GND  
"15  
"10  
"10  
10  
IHZ ILZ  
I
I
= 3.6V; V = V or V ; V = 5.5V or GND  
I IH IL O  
OZ  
I
off  
= 0.0V; V or V = 5.5V  
0.1  
I
O
I
= 3.6V; V = V or GND; I = 0  
0.1  
CC  
I
CC  
O
Additional quiescent supply current  
per input pin  
I  
CC  
V
CC  
= 2.7V to 3.6V; V = V –0.6V; I = 0  
5
500  
µA  
I
CC  
O
NOTE:  
1. All typical values are at V = 3.3V and T  
= 25°C.  
CC  
amb  
AC CHARACTERISTICS  
GND = 0V; t = t =2.5ns; C = 50pF  
r
f
L
LIMITS  
SYMBOL  
PARAMETER  
WAVEFORM  
V
CC  
= 3.3V ±0.3V  
V
CC  
= 2.7V  
V = 1.2V  
CC  
UNIT  
1
MIN  
TYP  
MAX  
MIN  
MAX  
TYP  
t
t
Propagation delay  
A to B , B to A  
PHL  
PLH  
1, 5  
2, 5  
3, 5  
3, 5  
3, 5  
1.5  
1.5  
1.5  
1.5  
1.5  
3.3  
7
1.5  
8
13.0  
16.0  
15.0  
8.0  
ns  
ns  
ns  
ns  
ns  
n
n
n
n
t
t
Propagation delay  
LE to A , LE to B ,  
PHL  
PLH  
4.1  
4.2  
3.4  
4.4  
8.5  
7.7  
7.0  
8.0  
1.5  
1.5  
1.5  
1.5  
9.5  
9.2  
7.5  
9.3  
BA  
n
AB  
n
t
3-State output enable time  
OE to A , OE to B ,  
PZH  
t
PZL  
BA  
n
AB  
n
t
3-State output disable time  
OE to A , OE to B ,  
PHZ  
t
PLZ  
BA  
n
AB  
n
t
3-State output enable time  
E to A , E to B ,  
BA  
PZH  
15.0  
t
PZL  
n
AB  
n
t
t
3-State output disable time  
E to A , E to B ,  
BA  
PHZ  
PLZ  
3, 5  
2
1.5  
3.0  
1.5  
3.6  
0.9  
7.0  
1.5  
3.0  
1.5  
7.5  
8.0  
4.0  
ns  
ns  
ns  
n
AB  
n
t
W
LE pulse width LOW  
XX  
Set-up time  
t
su  
4
–0.5  
–1.5  
A /B to LE , A /B to E  
n
n
XX  
n
n
XX  
XX  
Hold time  
A /B to LE , A /B to E  
t
h
4
1.5  
0.6  
1.5  
2.0  
ns  
n
n
XX  
n
n
NOTE:  
1. These typical values are at V = 3.3V and T  
= 25°C.  
amb  
CC  
6
1998 Jul 31  
Philips Semiconductors  
Product specification  
Octal D-type registered transceiver (3-State)  
74LVC543A  
AC WAVEFORMS  
V
V
V
V
= 1.5V at V w 2.7V; V = 0.5 V at V t 2.7V.  
M
CC M CC CC  
and V are the typical output voltage drop that occur with the output load.  
OL  
OH  
= V + 0.3V at V w 2.7V; V = V + 0.1 V at V t2.7V  
X
Y
OL  
CC  
X
OL  
CC  
CC  
CC  
= V –0.3V at V w2.7V; V = V – 0.1 V at V t2.7V  
OH  
CC  
Y
OH  
CC  
V
I
V
I
A , B  
INPUT  
n
n
INPUT  
GND  
V
V
M
t
M
t
GND  
th  
V
th  
t
PHL  
PLH  
t
SU  
SU  
V
OH  
V
I
LE , E  
INPUT  
XX XX  
M
OUTPUT  
V
M
GND  
V
OL  
SY00041  
NOTE: The shaded areas indicate when the input is permitted to change  
for predictable output performance.  
Waveform 1. Input (A , B ) to output (B , A ) propagation  
n
n
n
n
SW00211  
delays.  
Waveform 4. Data setup and hold times for the (A , B ) input  
n
n
to the LE and E inputs.  
V
I
XX  
XX  
V
V
V
M
M
M
LE INPUT  
XX  
TEST CIRCUIT  
GND  
t
w
S
1
t
PHL  
t
V
CC  
PLH  
2<V  
CC  
V
OH  
Open  
GND  
A , B  
OUTPUT  
n
n
V
V
M
M
R =500   
L
V
OL  
V
V
OUT  
IN  
PULSE  
GENERATOR  
D.U.T.  
SA00408  
Waveform 2. Latch enable input (LE ) pulse width and the  
R =500 Ω  
L
R
C
XX  
T
L
latch enable input to output (A , B ) propagation delays.  
n
n
V
I
Test Circuit for 3-State Outputs  
SWITCH POSITION  
V
OE , E  
XX XX  
M
INPUT  
V
V
IN  
TEST  
SWITCH  
Open  
CC  
GND  
t 2.7V  
2.7 – 3.6V 2.7V  
V
CC  
t
/t  
PLH PHL  
t
/t  
2<V  
CC  
PLZ PZL  
t
t
PZL  
PLZ  
t
/t  
GND  
PHZ PZH  
V
CC  
OUTPUT  
LOW-to-OFF  
OFF-to-LOW  
DEFINITIONS  
R = Load resistor  
V
M
L
V
X
V
C = Load capacitance includes jig and probe capacitance  
L
OL  
R = Termination resistance should be equal to Z  
T
OUT  
t
t
PZH  
PHZ  
of pulse generators.  
SW00047  
V
OH  
Waveform 5. Load circuitry for switching times.  
OUTPUT  
HIGH-to-OFF  
OFF-to-HIGH  
V
Y
V
M
GND  
outputs  
enabled  
outputs  
enabled  
outputs  
disabled  
SW00210  
Waveform 3. 3-State enable and disable times  
7
1998 Jul 31  
Philips Semiconductors  
Product specification  
74LVC543A  
Octal D-type registered transceiver (3-State)  
SO16: plastic small outline package; 16 leads; body width 3.9 mm  
SOT109-1  
8
1998 Jul 31  
Philips Semiconductors  
Product specification  
74LVC543A  
Octal D-type registered transceiver (3-State)  
SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm  
SOT338-1  
9
1998 Jul 31  
Philips Semiconductors  
Product specification  
74LVC543A  
Octal D-type registered transceiver (3-State)  
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm  
SOT403-1  
10  
1998 Jul 31  
Philips Semiconductors  
Product specification  
74LVC543A  
Octal D-type registered transceiver (3-State)  
NOTES  
11  
1998 Jul 31  
Philips Semiconductors  
Product specification  
Octal D-type registered transceiver (3-State)  
74LVC543A  
DEFINITIONS  
Data Sheet Identification  
Product Status  
Definition  
This data sheet contains the design target or goal specifications for product development. Specifications  
may change in any manner without notice.  
Objective Specification  
Formative or in Design  
This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips  
Semiconductors reserves the right to make changes at any time without notice in order to improve design  
and supply the best possible product.  
Preliminary Specification  
Product Specification  
Preproduction Product  
Full Production  
This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes  
at any time without notice, in order to improve design and supply the best possible product.  
Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products,  
including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips  
Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright,  
or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask  
work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes  
only. PhilipsSemiconductorsmakesnorepresentationorwarrantythatsuchapplicationswillbesuitableforthespecifiedusewithoutfurthertesting  
or modification.  
LIFE SUPPORT APPLICATIONS  
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices,  
orsystemswheremalfunctionofaPhilipsSemiconductorsandPhilipsElectronicsNorthAmericaCorporationProductcanreasonablybeexpected  
to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips  
Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully  
indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.  
Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Sunnyvale, California 94088–3409  
Telephone 800-234-7381  
Philips Semiconductors and Philips Electronics North America Corporation  
register eligible circuits under the Semiconductor Chip Protection Act.  
Copyright Philips Electronics North America Corporation 1998  
All rights reserved. Printed in U.S.A.  
print code  
Date of release: 05-96  
9397-750-04511  
Document order number:  
Philips  
Semiconductors  

相关型号:

7LVC544APWDH

Octal D-type registered transceiver, inverting 3-State
NXP

7LVC544APWDH-T

IC LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO24, Bus Driver/Transceiver
NXP

7LVC573APWDH

Octal D-type transparent latch with 5-volt tolerant inputs/outputs 3-State
NXP

7LVC573APWDH-T

LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
NXP

7LVC574APWDH

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State
NXP

7LVC623APWDH

Octal transceiver with dual enable 3-State
NXP

7LVC623APWDH-T

IC LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver
NXP

7LVC646APWDH

Octal bus transceiver/register 3-State
NXP

7LVC823APWDH

IC LVC/LCX/Z SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver
NXP

7LVC823APWDH-T

IC LVC/LCX/Z SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver
NXP

7LVC827APWDH

10-bit buffer/line driver with 5-volt tolerant inputs/outputs 3-State
NXP

7LVC827APWDH-T

IC LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver
NXP