74HCT533D-T [NXP]
IC HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, SO-20, Bus Driver/Transceiver;
| 型号： | 74HCT533D-T |
| 厂家： | 
NXP |
| 描述： | IC HCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, SO-20, Bus Driver/Transceiver 驱动 光电二极管 输出元件 逻辑集成电路 |
| 文件： | 总7页 (文件大小：62K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT533
Octal D-type transparent latch;
3-state; inverting
December 1990
Product specification
File under Integrated Circuits, IC06
Philips Semiconductors
Product specification
Octal D-type transparent latch; 3-state;
inverting
74HC/HCT533
The “533” consists of eight D-type transparent latches with
3-state inverting outputs. When LE is HIGH, data at the Dn
inputs enter the latches. In this condition the latches are
transparent, i.e. a latch output will change state each time
its corresponding D-input changes.
FEATURES
• 3-state inverting outputs for bus oriented applications
• Common 3-state output enable input
• Output capability: bus driver
• ICC category: MSI
When LE is LOW the latches store the information that was
present at the D-inputs a set-up time preceding the
HIGH-to-LOW transition of LE.
When OE is LOW, the contents of the 8 latches are
available at the outputs.
When OE is HIGH, the outputs go to the high impedance
OFF-state. Operation of the OE input does not affect the
state of the latches.
GENERAL DESCRIPTION
The 74HC/HCT533 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT533 are octal D-type transparent latches
featuring separate D-type inputs for each latch and 3-state
outputs for bus oriented applications. A latch enable (LE)
input and an output enable (OE) input are common to all
latches.
The “533” is functionally identical to the “373”, “563” and
“573”, but the “373” and “573” have non-inverted outputs
and the “563” and “573” have a different pin arrangement.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
TYPICAL
SYMBOL
PARAMETER
CONDITIONS
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
Dn to Qn
CL = 15 pF; VCC = 5 V
14
18
3.5
34
16
19
3.5
34
ns
ns
pF
pF
LE to Qn
CI
input capacitance
power dissipation capacitance per latch
CPD
notes 1 and 2
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
2
PD = CPD × VCC2 × fi + ∑ (CL × VCC × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
December 1990
2
Philips Semiconductors
Product specification
Octal D-type transparent latch; 3-state;
inverting
74HC/HCT533
PIN DESCRIPTION
PIN NO.
SYMBOL
NAME AND FUNCTION
1
OE
3-state output enable input (active LOW)
3-state latch outputs
2, 5, 6, 9, 12, 15, 16, 19
Q0 to Q7
D0 to D7
GND
LE
3, 4, 7, 8, 13, 14, 17, 18
data inputs
10
11
20
ground (0 V)
latch enable input (active HIGH)
positive supply voltage
VCC
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
Octal D-type transparent latch; 3-state;
inverting
74HC/HCT533
FUNCTION TABLE
INPUTS
OE LE Dn
OUTPUTS
INTERNAL
OPERATING
MODES
LATCHES
Q0 TO Q7
enable and
read register
(transparent
mode)
L
L
H
H
L
H
L
H
H
L
latch and
read register
L
L
L
L
l
h
L
H
H
L
latch register
and disable
outputs
H
H
X
X
X
X
X
X
Z
Z
Fig.4 Functional diagram.
Notes
1. H = HIGH voltage level
h = HIGH voltage level one set-up prior to the
HIGH-to-LOW LE transition
L = LOW voltage level
l = LOW voltage level one set-up prior to the
HIGH-to-LOW LE transition
X = don’t care
Z = high impedance OFF-state
Fig.5 Logic diagram (one latch).
Fig.6 Logic diagram.
December 1990
4
Philips Semiconductors
Product specification
Octal D-type transparent latch; 3-state;
inverting
74HC/HCT533
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: bus driver
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)
TEST CONDITIONS
74HC
SYMBOL PARAMETER
UNIT
VCC
(V)
+25
−40 to +85 −40 to +125
WAVEFORMS
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
Dn to Qn
47
17
14
150
30
26
190
38
33
225
45
38
ns
ns
ns
ns
ns
ns
ns
ns
2.0 Fig.7
4.5
6.0
t
t
t
t
PHL/ tPLH propagation delay
LE to Qn
58
21
17
175
35
30
220
44
37
265
53
45
2.0 Fig.8
4.5
6.0
PZH/ tPZL 3-state output enable
44
16
13
150
30
26
190
38
33
225
45
38
2.0 Fig.9
4.5
6.0
time
OE to Qn
PHZ/ tPLZ 3-state output disable
50
18
14
150
30
26
190
38
33
225
45
38
2.0 Fig.9
4.5
6.0
time
OE to Qn
THL/ tTLH output transition time
14
5
4
60
12
10
75
15
13
90
18
15
2.0 Fig.7
4.5
6.0
tW
tsu
th
LE pulse width
HIGH
80
16
14
14
5
4
100
20
17
120
24
20
2.0 Fig.8
4.5
6.0
set-up time
Dn to LE
50
10
9
3
1
1
65
13
11
75
15
13
2.0 Fig.10
4.5
6.0
hold time
Dn to LE
35
7
6
3
1
1
45
9
8
55
11
9
2.0 Fig.10
4.5
6.0
December 1990
5
Philips Semiconductors
Product specification
Octal D-type transparent latch; 3-state;
inverting
74HC/HCT533
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: bus driver
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications.
To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT
UNIT LOAD COEFFICIENT
Dn
LE
OE
0.15
0.30
0.55
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)
TEST CONDITIONS
74HCT
SYMBOL PARAMETER
UNIT
VCC
+25
−40 to +85 −40 to +125
WAVEFORMS
(V)
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
Dn to Qn
19
22
19
18
5
34
38
35
30
12
43
48
44
38
15
51
57
53
45
18
ns
ns
ns
ns
ns
ns
ns
ns
4.5 Fig.7
4.5 Fig.8
4.5 Fig.9
4.5 Fig.9
4.5 Fig.7
4.5 Fig.8
4.5 Fig.10
4.5 Fig.10
tPHL/ tPLH propagation delay
LE to Qn
t
PZH/ tPZL 3-state output enable
time OE to Qn
tPHZ/ tPLZ 3-state output disable
time OE to Qn
tTHL/ tTLH output transition time
tW
tsu
th
LE pulse width
HIGH
16
10
8
5
20
13
10
24
15
12
set-up time
Dn to LE
3
hold time
Dn to LE
2
December 1990
6
Philips Semiconductors
Product specification
Octal D-type transparent latch; 3-state;
inverting
74HC/HCT533
AC WAVEFORMS
(1) HC : VM = 50%; VI = GND to VCC
.
(1) HC : VM = 50%; VI = GND to VCC
.
HCT: VM = 1.3 V; VI = GND to 3 V.
HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.8 Waveforms showing the latch enable input
(LE) pulse width, the latch enable input to
output (Qn) propagation delays and the
output transition times.
Fig.7 Waveforms showing the data input (Dn) to
output (Qn) propagation delays and the
output transition times.
The shaded areas indicate when the input is permitted to
change for predictable output performance.
(1) HC : VM = 50%; VI = GND to VCC
.
HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.10 Waveforms showing the data set-up and
hold times for Dn input to LE input.
(1) HC : VM = 50%; VI = GND to VCC
.
HCT: VM = 1.3 V; VI = GND to 3 V.
PACKAGE OUTLINES
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.
Fig.9 Waveforms showing the 3-state enable and
disable times.
December 1990
7
相关型号：
74HCT533LC
Bus Driver, HCT Series, 1-Func, 1-Bit, Inverted Output, CMOS, CQCC20, CERAMIC, LCC-20
SUPERTEX
74HCT534D,652
74HCT534 - 5 V octal D-type flip-flop; positive-edge trigger; 3-state; inverting SOP 20-Pin
NXP
74HCT534D,653
74HCT534 - 5 V octal D-type flip-flop; positive-edge trigger; 3-state; inverting SOP 20-Pin
NXP
©2020 ICPDF网 联系我们和版权申明