首页 |元器件品牌

74ALVCH16952DGG-T [NXP]

IC ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 6.10 MM, PLASTIC, MO-153, SOT364-1, TSSOP-56, Bus Driver/Transceiver;
74ALVCH16952DGG-T
型号： 74ALVCH16952DGG-T
厂家： NXP    NXP
描述：

IC ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 6.10 MM, PLASTIC, MO-153, SOT364-1, TSSOP-56, Bus Driver/Transceiver
文件： 总12页 (文件大小：89K)
中文：  中文翻译
下载：  下载PDF数据表文档文件
 查看货源
INTEGRATED CIRCUITS  
74ALVCH16952  
16-bit registered transceiver (3-State)  
Preliminary specification  
Supersedes data of 1994 Jul  
IC24 Data Handbook  
1998 Sep 01  
Philips  
Semiconductors  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
FEATURES  
• Complies with JEDEC standard no. 8-1A  
DESCRIPTION  
The 74ALVCH16952 consists of two sections, each containing a  
dual octal non-inverting registered transceiver. Two 8-bit back to  
back registers store data flowing in both directions between two  
bi-directional busses. Data applied to the inputs is entered and  
• CMOS low power consumption  
TM  
• MULTIBYTE flow-through pin-out architecture  
stored on the rising edge of the clock (CP , where X is AB or BA)  
XX  
provided that the clock enable (CE ) is LOW. The data is then  
present at the 3-State output buffers, but is only accessible when the  
• Low inductance, multiple center power and ground pins for  
XX  
minimum noise and ground bounce  
output enable input (OE ) is LOW. Data flow from A inputs to B  
XX  
• Direct interface with TTL levels  
outputs is the same as for B inputs to A outputs.  
• Output drive capability 50Ω transmission lines @ 85°C  
QUICK REFERENCE DATA  
GND = 0V; T  
= 25°C; t = t = 2.5ns  
amb  
r f  
SYMBOL  
PARAMETER  
CONDITIONS  
= 3.3V, C = 50pF  
TYPICAL  
UNIT  
Propagation delay  
CPnn, to An, Bn  
t
f
/t  
3.2  
ns  
PHL PLH  
V
V
CC  
CC  
L
= 2.5V, C = 30pF  
L
Maximum clock frequency  
Input capacitance  
350  
3.0  
30  
MHz  
pF  
MAX  
C
C
I
1
Power dissipation capacitance per buffer  
V = GND to V  
pF  
PD  
I
CC  
NOTES:  
1. C is used to determine the dynamic power dissipation (P in µW):  
PD  
D
2
2
P
= C × V  
× f + S (C × V  
× f ) where:  
D
PD  
CC  
i
L
CC o  
f = input frequency in MHz; C = output load capacity in pF;  
i
L
f = output frequency in MHz; V = supply voltage in V;  
o
CC  
2
S (C × V  
× f ) = sum of outputs.  
L
CC  
o
ORDERING INFORMATION  
PACKAGES  
TEMPERATURE RANGE OUTSIDE NORTH AMERICA  
NORTH AMERICA  
DWG NUMBER  
56-Pin Plastic TSSOP Type II  
–40°C to +85°C  
74ALVCH16952 DGG  
ACH16952 DGG  
SOT364-1  
FUNCTION TABLE for register An or Bn  
FUNCTION TABLE for output enable  
INPUTS  
INPUTS  
INTERNAL  
Q
OPERATING  
INTERNAL  
Q
An or Bn  
OUTPUTS  
OPERATING  
MODE  
MODE  
An or Bn CP  
CE  
OE  
nn  
XX  
XX  
X
L
X
H
NC  
L
Hold data  
Load data  
Load data  
H
L
L
X
L
Z
L
Disable outputs  
Enable outputs  
Enable outputs  
L
L
°
H
H
H
H
°
NC = no change  
X = don’t care  
Z = high impedance OFF-state  
H = HIGH voltage level  
L = LOW voltage level  
↑ = LOW-to-HIGH transition  
2
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
PIN CONFIGURATION  
PIN DESCRIPTION  
1
2
56  
55  
1OE  
1OE  
1CP  
AB  
BA  
BA  
BA  
PIN NUMBER  
1, 28  
SYMBOL  
nOE  
NAME AND FUNCTION  
Output enable A-to-B  
Clock input A-to-B  
1CP  
AB  
AB  
1CE  
3
54 1CE  
AB  
2, 27  
nCP  
AB  
AB  
GND  
1A0  
1A1  
GND  
1B0  
4
53  
52  
3, 26  
nCE  
A-to-B enable  
5
5, 6, 8, 9, 10,  
12, 13, 14  
6
51 1B1  
1A0 to 1A7  
GND  
Data inputs/outputs  
7
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
V
V
CC  
CC  
4, 11, 18, 25,  
32, 39, 46, 53  
8
1A2  
1A3  
1B2  
1B3  
Ground (0V)  
9
7, 22, 35, 50  
V
CC  
Positive supply voltage  
Data inputs/outputs  
1A4  
1B4  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
15, 16, 17, 19,  
20, 21, 23, 24  
GND  
1A5  
1A6  
1A7  
2A0  
GND  
1B5  
1B6  
1B7  
2B0  
2B0 to 2B7  
29, 56  
30, 55  
31, 54  
nOE  
nCP  
nCE  
Output enable B-to-A  
Clock input B-to-A  
B-to-A enable  
BA  
BA  
BA  
42, 41, 40, 38,  
37, 36, 34, 33  
2A1  
2A2  
2B1  
2B2  
2B0 to 2B7  
1B0 to 1B7  
Data inputs/outputs  
Data inputs/outputs  
52, 51, 49, 48,  
47, 45, 44, 43  
GND  
2A3  
GND  
2B3  
2A4 20  
37 2B4  
BUSHOLD CIRCUIT  
21  
22  
23  
24  
36  
35  
34  
33  
2A5  
2B5  
V
V
V
CC  
CC  
CC  
2A6  
2B6  
2B7  
2A7  
GND 25  
32 GND  
26  
27  
28  
31  
30  
29  
2CE  
2CE  
2CP  
2OE  
AB  
BA  
BA  
BA  
2CP  
AB  
AB  
Data Input  
To internal circuit  
2OE  
SY00026  
LOGIC SYMBOL  
5
6
8
9
1A0  
1A1  
1A2  
1A3  
1B0 52  
1B1 51  
15 2A0  
16 2A1  
17 2A2  
19 2A3  
20 2A4  
21 2A5  
23 2A6  
24 2A7  
2B0 42  
2B1 41  
2B2 40  
2B3 38  
2B4 37  
2B5 36  
2B6 34  
2B7 33  
SW00050  
1B2  
1B3  
49  
48  
10 1A4  
1B4 47  
45  
12 1A5  
1A6  
13  
1B5  
1B6  
44  
43  
1A7  
1B7  
14  
1OE  
2OE  
2OE  
56  
1
29  
28  
BA  
BA  
1OE  
1CE  
1CE  
1CP  
AB  
AB  
BA  
AB  
AB  
BA  
2CE  
2CE  
2CP  
3
54  
2
26  
31  
27  
30  
AB  
BA  
AB  
BA  
1CP  
2CP  
55  
SY00029  
3
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
LOGIC SYMBOL (one section)  
CE  
AB  
CP  
AB  
OE  
AB  
CE  
BA  
CP  
BA  
OE  
BA  
Q
A0  
D
CP  
Q
D
B0  
CP  
8 IDENTICAL CHANNELS  
TO 7 OTHER CHANNELS  
SY00027  
4
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
LOGIC SYMBOL (IEEE/IEC)  
56  
1EN3  
G1  
1OE  
1CE  
BA  
BA  
BA  
54  
55  
1C5  
1CP  
1OE  
1
EN4  
AB  
3
G2  
1CE  
1CP  
2OE  
AB  
AB  
BA  
2
2C6  
EN9  
G7  
29  
31  
30  
2CE  
BA  
BA  
7C11  
2CP  
28  
26  
27  
EN10  
G8  
2OE  
2CE  
2CP  
AB  
AB  
AB  
8C12  
5
52  
1A0  
1B0  
3
5D  
6D  
4
6
8
9
51  
49  
48  
1B1  
1B2  
1B3  
1A1  
1A2  
1A3  
10  
12  
47  
45  
1A4  
1A5  
1B4  
1B5  
13  
14  
15  
44  
43  
42  
1A6  
1A7  
2A0  
1B6  
1B7  
2B0  
9
11D  
10  
12D  
16  
17  
41  
40  
2A1  
2A2  
2B1  
2B2  
19  
20  
38  
37  
2A3  
2A4  
2B3  
2B4  
21  
23  
24  
36  
34  
33  
2A5  
2A6  
2A7  
2B5  
2B6  
2B7  
SY000028  
5
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
RECOMMENDED OPERATING CONDITIONS  
LIMITS  
SYMBOL  
PARAMETER  
CONDITIONS  
UNIT  
MIN  
MAX  
DC supply voltage 2.5V range (for max. speed  
performance @ 30 pF output load)  
2.3  
2.7  
V
CC  
V
DC supply voltage 3.3V range (for max. speed  
performance @ 50 pF output load)  
3.0  
3.6  
V
DC Input voltage range  
0
0
V
V
V
V
I
CC  
V
O
DC output voltage range  
CC  
T
amb  
Operating free-air temperature range  
–40  
+85  
°C  
V
CC  
V
CC  
= 2.3 to 3.0V  
= 3.0 to 3.6V  
0
0
20  
10  
t , t  
r
Input rise and fall times  
ns/V  
f
ABSOLUTE MAXIMUM RATINGS  
In accordance with the Absolute Maximum Rating System (IEC 134)  
Voltages are referenced to GND (ground = 0V)  
SYMBOL  
PARAMETER  
DC supply voltage  
CONDITIONS  
RATING  
–0.5 to +4.6  
–50  
UNIT  
V
V
CC  
I
IK  
DC input diode current  
V t0  
I
mA  
1
For control pins  
–0.5 to +4.6  
V
DC input voltage  
V
I
1
For data inputs  
uV or V t 0  
–0.5 to V +0.5  
CC  
I
DC output diode current  
DC output voltage  
V
O
mA  
V
"50  
OK  
CC  
O
V
O
Note 1  
= 0 to V  
CC  
–0.5 to V +0.5  
CC  
I
O
DC output source or sink current  
V
O
mA  
mA  
°C  
"50  
"100  
I
, I  
DC V or GND current  
GND CC  
CC  
T
stg  
Storage temperature range  
–65 to +150  
Power dissipation per package  
–plastic medium-shrink (SSOP)  
–plastic thin-medium-shrink (TSSOP) above +55°C derate linearly with 8 mW/K  
For temperature range: –40 to +125 °C  
above +55°C derate linearly with 11.3 mW/K  
850  
600  
P
TOT  
mW  
NOTE:  
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
6
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
DC ELECTRICAL CHARACTERISTICS  
Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).  
LIMITS  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
Temp = -40°C to +85°C  
UNIT  
1
MIN  
1.7  
TYP  
1.2  
1.5  
1.2  
1.5  
MAX  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2.3 to 2.7V  
V
HIGH level Input voltage  
LOW level Input voltage  
V
V
IH  
= 2.7 to 3.6V  
= 2.3 to 2.7V  
= 2.7 to 3.6V  
2.0  
0.7  
0.8  
V
IL  
= 2.3 to 3.6V; V = V or V ; I = –100µA  
V
*0.2  
V
CC  
I
IH  
IL  
O
CC  
= 2.3V; V = V or V ; I = –6mA  
V
V
V
V
V
0.3  
0.6  
0.5  
0.6  
V
V
V
V
V
0.08  
0.26  
0.14  
0.09  
0.28  
*
*
*
*
*
I
IH  
IL  
O
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
= 2.3V; V = V or V ; I = –12mA  
*
*
*
*
I
IH  
IL  
O
V
OH  
HIGH level output voltage  
V
= 2.7V; V = V or V ; I = –12mA  
I
IH  
IL  
O
= 3.0V; V = V or V ; I = –12mA  
I
IH  
IL  
O
= 3.0V; V = V or V  
I
= –24mA  
*1.0  
CC  
I
IH  
IL; O  
= 2.3 to 3.6V; V = V or V ; I = 100µA  
GND  
0.07  
0.15  
0.14  
0.27  
0.20  
0.40  
0.70  
0.40  
0.55  
V
V
I
IH  
IL  
O
= 2.3V; V = V or V ; I = 6mA  
I
IH  
IL  
O
= 2.3V; V = V or V ; I = 12mA  
V
OL  
LOW level output voltage  
I
IH  
IL  
O
= 2.7V; V = V or V ; I = 12mA  
V
I
IH  
IL  
O
= 3.0V; V = V or V  
I = 24mA  
IL; O  
I
IH  
V
= 2.3 to 3.6V;  
CC  
CC  
I
Input leakage current  
0.1  
0.1  
5
µA  
µA  
I
V = V or GND  
I
V
V
= 2.7 to 3.6V; V = V or V ;  
I IH IL  
CC  
O
I
3-State output OFF-state current  
10  
OZ  
= V or GND  
CC  
I
Quiescent supply current  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2.3 to 3.6V; V = V or GND; I = 0  
0.2  
150  
–
40  
µA  
µA  
CC  
I
CC  
O
∆I  
Additional quiescent supply current  
= 2.3V to 3.6V; V = V – 0.6V; I = 0  
750  
CC  
I
CC  
O
2
= 2.3V; V = 0.7V  
45  
I
I
Bus hold LOW sustaining current  
Bus hold HIGH sustaining current  
µA  
µA  
BHL  
2
2
2
= 3.0V; V = 0.8V  
75  
–45  
–75  
500  
–500  
150  
I
= 2.3V; V = 1.7V  
I
I
BHH  
= 3.0V; V = 2.0V  
–175  
I
2
I
Bus hold LOW overdrive current  
Bus hold HIGH overdrive current  
= 3.6V  
µA  
µA  
BHLO  
2
I
= 3.6V  
BHHO  
NOTES:  
1. All typical values are at T  
= 25°C.  
amb  
2. Valid for data inputs of bus hold parts.  
7
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
AC CHARACTERISTICS FOR V = 2.3V TO 2.7V RANGE  
CC  
GND = 0V; t = t ≤ 2.0ns; C = 30pF  
r
f
L
LIMITS  
SYMBOL  
PARAMETER  
WAVEFORM  
V
CC  
= 2.5V ± 0.2V  
UNIT  
MIN  
TYP  
MAX  
Propagation delay  
nCP to nBn, nCP to nAn  
t
/t  
3
4
4
3
3
3
3
1.0  
4.1  
ns  
ns  
ns  
ns  
PLH PHL  
AB  
BA  
3-State output enable time  
nOE to nAn, nBn  
t
t
/t  
1.0  
1.0  
3.3  
1.7  
1.2  
0.6  
5.4  
5.3  
PZH PZL  
3-State output disable time  
nOE to nAn, nBn  
/t  
PHZ PLZ  
Pulse width HIGH or LOW  
t
W
nCP  
nCP  
AB,  
BA  
Set up time  
An or Bn before CP  
AB  
t
ns  
SU  
Set up time  
CE or CE before CP  
AB  
BA  
AB  
Hold time  
An or Bn after CP  
AB  
t
h
ns  
Hold time  
An or Bn after CP  
3
3
1.1  
AB  
F
Maximum clock pulse frequency  
150  
MHz  
max  
NOTE:  
1. All typical values are at V = 2.5V and T  
= 25°C.  
amb  
CC  
AC CHARACTERISTICS FOR V = 3.0V TO 3.6V RANGE AND V = 2.7V  
CC  
CC  
GND = 0V; t = t = 2.5ns; C = 50pF  
r
f
L
LIMITS  
SYMBOL  
PARAMETER  
WAVEFORM  
V
CC  
= 3.3V ± 0.3V  
V
CC  
= 2.7V  
UNIT  
1
2
1
MIN  
TYP ,  
MAX  
MIN  
TYP  
MAX  
Propagation delay  
nCP to nBn, nCP to nAn  
t
/t  
1, 4  
2, 4  
2, 4  
3, 4  
3, 4  
3, 4  
3, 4  
1.0  
1.0  
1.1  
3.3  
1.5  
1
3.9  
4.4  
4
1.0  
4.6  
ns  
ns  
ns  
ns  
PHL PLH  
AB  
BA  
3-State output enable time  
nOE to nAn, nBn  
t
t
/t  
1.0  
1.4  
3.3  
1.9  
1
5.3  
4.4  
PZH PZL  
3-State output disable time  
nOE to nAn, nBn  
/t  
PHZ PLZ  
Pulse width HIGH or LOW  
t
W
nCP , nCP  
AB  
BA  
Set up time  
An or Bn before CP  
AB  
t
ns  
SU  
Set up time  
CE or CE before CP  
AB  
BA  
AB  
Hold time  
0.8  
0.6  
An or Bn after CP  
AB  
t
h
ns  
Hold time  
An or Bn after CP  
3, 4  
1, 4  
1.1  
0.9  
AB  
F
Maximum clock pulse frequency  
150  
150  
MHz  
max  
NOTES:  
1. All typical values are at T  
= 25°C.  
amb  
2. V = 3.3V  
CC  
8
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
AC WAVEFORMS  
V
CC  
= 2.3 TO 2.7 V RANGE  
1. V = 0.5 V  
2.7V  
M
2. V = V + 0.15V  
X
OL  
3. V = V – 0.15V  
Y
OH  
V
M
OE INPUT  
XX  
4. V = V  
I
CC  
5. V and V are the typical output voltage drop that occur with  
OL  
OH  
GND  
the output load.  
V
= 3.0 TO 3.6 V RANGE AND V = 2.7 V  
M
CC  
CC  
t
t
PZL  
PLZ  
1. V = 1.5 V  
2. V = V + 0.3V  
V
CC  
X
OL  
3. V = V – 0.3V  
OUTPUT  
LOW-to-OFF  
OFF-to-LOW  
Y
OH  
V
M
4. V = 2.7 V  
I
5. V and V are the typical output voltage drop that occur with  
V
OL  
OH  
X
V
the output load.  
OL  
1/f  
max  
2.7V  
t
t
PZH  
PHZ  
V
OH  
CP  
INPUT  
XX  
V
V
M
OUTPUT  
Y
V
HIGH-to-OFF  
OFF-to-HIGH  
M
GND  
t
W
GND  
outputs  
enabled  
outputs  
disabled  
outputs  
enabled  
t
PHL  
t
PLH  
V
OH  
An, Bn  
OUTPUT  
SY00032  
V
M
Waveform 3. 3-State enable and disable times  
V
OL  
SY00030  
TEST CIRCUIT  
Waveform 1. Clock input (CP , CP ) to output (Bn, An)  
propagation delays, the clock pulse width and the maximum  
clock pulse frequency.  
BA  
AB  
S
1
V
CC  
2<V  
CC  
Open  
GND  
R =500 Ω  
L
2.7V  
An, Bn  
CEnn  
V
V
OUT  
IN  
PULSE  
GENERATOR  
D.U.T.  
INPUT  
V
M
GND  
R =500 Ω  
L
R
C
T
L
t
h
t
h
t
t
SU  
SU  
2.7V  
CP  
XX  
INPUT  
Test Circuit for 3-State Outputs  
SWITCH POSITION  
V
M
GND  
V
V
IN  
TEST  
SWITCH  
Open  
CC  
NOTE: The shaded areas indicate when the input is permitted to change  
for predictable output performance.  
t 2.7V  
2.7 – 3.6V 2.7V  
V
CC  
t
t
/t  
PLH PHL  
t
/t  
2<V  
SY00031  
PLZ PZL  
CC  
/t  
GND  
Waveform 2. Set-up and hold times for the An, Bn and CE  
inputs.  
PHZ PZH  
XX  
DEFINITIONS  
R = Load resistor  
L
C = Load capacitance includes jig and probe capacitance  
L
R = Termination resistance should be equal to Z  
T
OUT  
of pulse generators.  
SW00047  
Load circuitry for switching times  
9
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm  
SOT364-1  
10  
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
NOTES  
11  
1998 Sep 01  
Philips Semiconductors  
Preliminary specification  
16-bit registered transceiver (3-State)  
74ALVCH16952  
DEFINITIONS  
Data Sheet Identification  
Product Status  
Definition  
This data sheet contains the design target or goal specifications for product development. Specifications  
may change in any manner without notice.  
Objective Specification  
Formative or in Design  
This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips  
Semiconductors reserves the right to make changes at any time without notice in order to improve design  
and supply the best possible product.  
Preliminary Specification  
Product Specification  
Preproduction Product  
Full Production  
This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes  
at any time without notice, in order to improve design and supply the best possible product.  
Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products,  
including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips  
Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright,  
or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask  
work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes  
only. PhilipsSemiconductorsmakesnorepresentationorwarrantythatsuchapplicationswillbesuitableforthespecifiedusewithoutfurthertesting  
or modification.  
LIFE SUPPORT APPLICATIONS  
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices,  
orsystemswheremalfunctionofaPhilipsSemiconductorsandPhilipsElectronicsNorthAmericaCorporationProductcanreasonablybeexpected  
to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips  
Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully  
indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.  
Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Copyright Philips Electronics North America Corporation 1998  
All rights reserved. Printed in U.S.A.  
Sunnyvale, California 94088–3409  
Telephone 800-234-7381  
Date of release: 06-98  
Document order number:  
9397-750-04563  
Philips  
Semiconductors  

相关型号：

74ALVCH16952DGG:11

 74ALVCH16952 - 16-bit registered transceiver (3-State) TSSOP 56-Pin
NXP

74ALVCH16952DGGRG4

 ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56
TI

74ALVCH16952DL

 Dual 8-bit Bus Transceiver
ETC

74ALVCH16952DL-T

 IC ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
NXP

74ALVCH16952DLG4

 ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, GREEN, PLASTIC, SSOP-56
TI

74ALVCH16952DLRG4

 16-Bit Registered Transceiver With 3-State Outputs 56-SSOP -40 to 85
TI

74ALVCH16973DGGRE4

 8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS
TI

74ALVCH16973DGVRE4

 8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS
TI

74ALVCH16973DLG4

 8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS
TI

74ALVCH16973DLRG4

 8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS
TI

74ALVCH2245

 Low Voltage Bidirectional Transceiver with Bushold and 26з Series Resistors in B Outputs
FAIRCHILD

74ALVCH2245MTC

 Low Voltage Bidirectional Transceiver with Bushold and 26з Series Resistors in B Outputs
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明