LMC567CM [NSC]
Low Power Tone Decoder; 低功耗音频解码器
| 型号： | LMC567CM |
| 厂家： | 
National Semiconductor |
| 描述： | Low Power Tone Decoder |
| 文件： | 总7页 (文件大小：172K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
June 1999
LMC567
Low Power Tone Decoder
General Description
Features
n Functionally similar to LM567
n 2V to 9V supply voltage range
n Low supply current drain
™
The LMC567 is a low power general purpose LMCMOS
tone decoder which is functionally similar to the industry
standard LM567. It consists of twice frequency
a
voltage-controlled oscillator (VCO) and quadrature dividers
which establish the reference signals for phase and ampli-
n No increase in current with output activated
n Operates to 500 kHz input frequency
n High oscillator stability
tude detectors. The phase detector and VCO form
a
phase-locked loop (PLL) which locks to an input signal fre-
quency which is within the control range of the VCO. When
the PLL is locked and the input signal amplitude exceeds an
internally pre-set threshold, a switch to ground is activated
on the output pin. External components set up the oscillator
to run at twice the input frequency and determine the phase
and amplitude filter time constants.
n Ground-referenced input
n Hysteresis added to amplitude comparator
n Out-of-band signals and noise rejected
n 20 mA output current capability
Block Diagram (with External Components)
DS008670-1
Order Number LMC567CM or LMC567CN
See NS Package Number M08A or N08E
™
LMCMOS is a trademark of National Semiconductor Corp.
© 1999 National Semiconductor Corporation
DS008670
www.national.com
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Storage Temperature Range
Soldering Information
Dual-In-Line Package
Soldering (10 sec.)
−55˚C to +150˚C
260˚C
Small Outline Package
Vapor Phase (60 sec.)
Infrared (15 sec.)
Input Voltage, Pin 3
2 Vp–p
10V
215˚C
220˚C
Supply Voltage, Pin 4
Output Voltage, Pin 8
Voltage at All Other Pins
Output Current, Pin 8
Package Dissipation
13V
See AN-450 “Surface Mounting Methods and Their Effect
on Product Reliability” for other methods of soldering
surface mount devices.
Vs to Gnd
30 mA
500 mW
Operating Temperature Range (TA)
−25˚C to +125˚C
Electrical Characteristics
=
=
Test Circuit, TA 25˚C, Vs 5V, RtCt #2, Sw. 1 Pos. 0, and no input, unless otherwise noted.
Symbol
Parameter
Conditions
RtCt #1, Quiescent
or Activated
Min
Typ Max
Units
=
I4
Power Supply
Current
Vs 2V
0.3
=
Vs 5V
0.5
0.8
0
0.8
1.3
mAdc
=
Vs 9V
V3
R3
I8
Input D.C. Bias
Input Resistance
Output Leakage
Center Frequency,
mVdc
kΩ
40
1
100
113
nAdc
=
f0
RtCt #2, Measure Oscillator
Frequency and Divide by 2
Vs 2V
98
103
105
÷
Fosc
2
=
Vs 5V
92
kHz
%/V
=
Vs 9V
∆f0
Center Frequency
Shift with Supply
1.0
2.0
27
=
Vin
Input Threshold
Set Input Frequency Equal to f0
Measured Above, Increase Input Level
Until Pin 8 Goes Low.
Vs 2V
11
17
20
30
45
=
Vs 5V
45 mVrms
=
Vs 9V
∆Vin
Input Hysteresis
Starting at Input Threshold, Decrease Input
Level Until Pin 8 goes High.
1.5
mVrms
=
>
V8
Output ’Sat’ Voltage
Input Level Threshold
I8 2 mA
0.06 0.15
0.7
Vdc
%
Choose RL for Specified I8
=
I8 20 mA
=
Vs 2V
L.D.B.W. Largest Detection
Bandwidth
Measure Fosc with Sw. 1 in
Pos. 0, 1, and 2;
7
11
14
15
15
17
=
Vs 5V
11
=
Vs 9V
∆BW
Bandwidth Skew
±
0
1.0
%
fmax
Vin
Highest Center
Freq.
RtCt #3, Measure Oscillator Frequency and Divide by 2
700
35
kHz
Input Threshold at
fmax
Set Input Frequency Equal to fmax measured Above,
Increase Input Level Until Pin 8 goes Low.
mVrms
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is func-
tional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guar-
antee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is
given, however, the typical value is a good indication of device performance.
www.national.com
2
Test Circuit
DS008670-2
RtCt
#1
Rt
Ct
100k
10k
300 pF
300 pF
62 pF
#2
#3
5.1k
3
www.national.com
Typical Performance Characteristics
Supply Current vs.
Operating Frequency
Bandwidth vs.
Input Signal Level
Largest Detection
Bandwidth vs. Temp.
DS008670-3
DS008670-7
DS008670-8
Bandwidth as
a Function of C2
Frequency Drift
with Temperature
Frequency Drift
with Temperature
DS008670-10
DS008670-9
DS008670-11
Applications Information (refer to Block
Diagram)
This equation is accurate at low frequencies; however,
GENERAL
=
above 50 kHz (Fosc 100 kHz), internal delays cause the
The LMC567 low power tone decoder can be operated at
supply voltages of 2V to 9V and at input frequencies ranging
from 1 Hz up to 500 kHz.
actual frequency to be lower than predicted.
The choice of Rt and Ct will be a tradeoff between supply
current and practical capacitor values. An additional supply
current component is introduced due to Rt being switched to
Vs every half cycle to charge Ct:
The LMC567 can be directly substituted in most LM567 ap-
plications with the following provisions:
1. Oscillator timing capacitor Ct must be halved to double
the oscillator frequency relative to the input frequency
(See OSCILLATOR TIMING COMPONENTS).
=
Is due to Rt Vs/(4Rt)
Thus the supply current can be minimized by keeping Rt as
large as possible (see supply current vs. operating fre-
quency curves). However, the desired frequency will dictate
an RtCt product such that increasing Rt will require a smaller
2. Filter capacitors C1 and C2 must be reduced by a factor
of 8 to maintain the same filter time constants.
3. The output current demanded of pin 8 must be limited to
the specified capability of the LMC567.
=
Ct. Below Ct 100 pF, circuit board stray capacitances be-
gin to play a role in determining the oscillation frequency
which ultimately limits the minimum Ct.
OSCILLATOR TIMING COMPONENTS
To allow for I.C. and component value tolerances, the oscil-
lator timing components will require a trim. This is generally
accomplished by using a variable resistor as part of Rt, al-
though Ct could also be padded. The amount of initial fre-
quency variation due to the LMC567 itself is given in the
electrical specifications; the total trim range must also ac-
commodate the tolerances of Rt and Ct.
The voltage-controlled oscillator (VCO) on the LMC567 must
be set up to run at twice the frequency of the input signal
tone to be decoded. The center frequency of the VCO is set
by timing resistor Rt and timing capacitor Ct connected to
pins 5 and 6 of the IC. The center frequency as a function of
Rt and Ct is given by:
Since this will cause an input tone of half Fosc to be decoded,
www.national.com
4
OUTPUT FILTER
Applications Information (refer to Block
Pin 1 is the output of a negative-going amplitude detector
which has a nominal 0 signal output of 7/9 Vs. When the PLL
is locked to the input, an increase in signal level causes the
detector output to move negative. When pin 1 reaches
2/3 Vs the output is activated (see OUTPUT PIN).
Diagram) (Continued)
SUPPLY DECOUPLING
The decoupling of supply pin 4 becomes more critical at high
supply voltages with high operating frequencies, requiring
C4 to be placed as close as possible to pin 4.
Capacitor C1 in conjunction with the nominal 40 kΩ pin 1 in-
ternal resistance forms the output filter. The size of C1 is a
tradeoff between slew rate and carrier ripple at the output
comparator. Low values of C1 produce the least delay be-
tween the input and output for tone burst applications, while
larger values of C1 improve noise immunity.
INPUT PIN
The input pin 3 is internally ground-referenced with a nomi-
nal 40 kΩ resistor. Signals which are already centered on 0V
may be directly coupled to pin 3; however, any d.c. potential
must be isolated via a coupling capacitor. Inputs of multiple
LMC567 devices can be paralleled without individual d.c.
isolation.
Pin 1 also provides a means for shifting the input threshold
higher or lower by connecting an external resistor to supply
or ground. However, reducing the threshold using this tech-
nique increases sensitivity to pin 1 carrier ripple and also re-
sults in more part to part threshold variation.
LOOP FILTER
Pin 2 is the combined output of the phase detector and con-
trol input of the VCO for the phase-locked loop (PLL). Ca-
pacitor C2 in conjunction with the nominal 80 kΩ pin 2 inter-
nal resistance forms the loop filter.
OUTPUT PIN
The output at pin 8 is an N-channel FET switch to ground
which is activated when the PLL is locked and the input tone
is of sufficient amplitude to cause pin 1 to fall below 2/3 Vs.
Apart from the obvious current component due to the exter-
nal pin 8 load resistor, no additional supply current is re-
quired to activate the switch. The on resistance of the switch
is inversely proportional to supply; thus the “sat” voltage for
a given output current will increase at lower supplies.
For small values of C2, the PLL will have a fast acquisition
time and the pull-in range will be set by the built in VCO fre-
quency stops, which also determine the largest detection
bandwidth (LDBW). Increasing C2 results in improved noise
immunity at the expense of acquisition time, and the pull-in
range will begin to become narrower than the LDBW (see
Bandwidth as a Function of C2 curve). However, the maxi-
mum hold-in range will always equal the LDBW.
5
www.national.com
Physical Dimensions inches (millimeters) unless otherwise noted
Molded Small Outline (SO) Package (M)
Order Number LMC567CM
NS Package Number M08A
Molded Dual-In-Line Package (N)
Order Number LMC567CN
NS Package Number N08E
www.national.com
6
Notes
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
National Semiconductor
Europe
National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
National Semiconductor
Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80
Email: sea.support@nsc.com
www.national.com
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
相关型号：
LMC567CMX
IC TELECOM, TONE DECODER CIRCUIT, PDSO8, 0.150 INCH, PLASTIC, SOP-8, Telecom Signaling Circuit
NSC
LMC567CN/NOPB
IC TELECOM, TONE DECODER CIRCUIT, PDIP8, PLASTIC, DIP-8, Telecom Signaling Circuit
NSC
©2020 ICPDF网 联系我们和版权申明