SY69952AZC [MICREL]
ATM/SONET TRANSCEIVER|SOP|28PIN|PLASTIC ; ATM / SONET收发器|专科| 28PIN |塑料\n
| 型号： | SY69952AZC |
| 厂家： | 
MICREL SEMICONDUCTOR |
| 描述： | ATM/SONET TRANSCEIVER|SOP|28PIN|PLASTIC
|
| 文件： | 总8页 (文件大小：99K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
OC-3/STS-3
SY69952A
CLOCK RECOVERING
TRANSCEIVER
FEATURES
DESCRIPTION
■ A complete SONET/SDH/ATM compatible single chip
Micrel-Synergy's SY69952A contains fully integrated
transmitter and receiver functions designed to provide
clock recovery and generation for either 51.84Mbit/s OC/
STS-1 or 155.52Mbit/s OC/STS-3 SONET/SDH
(SY69952) and ATM applications.
Transmitter and Receiver
■ Seamless operation with PMC-Sierra PM5345, VLSI
VNS67200, IgT WAC-013-B/WAC-413-A and NEC
µPD98402 UNI Processors
On-chip clock generation is performed by a low-jitter
phase-locked loop (PLL) allowing use of 19.44MHz
reference for 155.52MHz generation or a 6.48MHz
reference for 51.84MHz generation. Clock recovery is
performed by synchronizing the on-chip VCO directly to
the incoming data stream.
■ Supports clock and data recovery from 51.84 Mbit/s
or 155.52 Mbit/s NRZ or NRZI data stream
■ 155.52MHz clock multiplication from 19.44MHz
source or 51.84MHz clock multiplication from
6.48MHz source
■ Line Receiver Inputs: No external buffering needed
■ Differential output buffering
■ Link Status Indication
Micrel-Synergy's circuit design techniques coupled with
ASSET™ bipolar technology result in ultra-fast
performance with low noise and low power dissipation.
■ Loop-back testing
■ 100K ECL compatible I/O
■ Single +5 volt power supply
■ Available in 28-pin SOIC package
PIN CONFIGURATION
FUNCTIONAL BLOCK DIAGRAM
PLL2+
LOOP
PLL2-
MODE
ROUT+
ROUT-
RIN+
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
RCLK-
RCLK+
RSER-
RSER+
LFI
ROUT+
ROUT-
2
3
RIN-
4
RIN+
RIN-
RCLK+
RCLK-
MODE
5
RSER+
RSER-
V
CC
6
VCC
VEE
VCC
PLL
CD
LOOP
7
TOP VIEW
SOIC
8
CD
LFI
REFCLK-
REFCLK+
TOUT-
9
TCLK-
TCLK+
TSER+
TSER-
PLL2+
PLL2-
10
11
12
13
14
RECEIVE
TRANSMIT
TOUT+
PLL1+
TSER+
TSER-
TOUT+
TOUT-
PLL1-
TCLK+
TCLK-
PLL
x8
REFCLK+
REFCLK-
PLL1+
PLL1-
Rev.: C
Amendment:/0
Issue Date: May 2000
1
Micrel
SY69952A
PIN DESCRIPTIONS
INPUTS
input data equalization in copper based systems, reducing
the system impact of data dependent jitter. All PECL outputs
can be powered down by connecting both outputs to VCC
RIN± – Differential PECL Input
Receive Input. These built-in line receiver inputs are or leaving them both unconnected.
connected to the differential Receive serial input data stream.
RSER± – Differential PECL Output
An internal Receive PLL recovers the embedded clock
(RCLK±) and data (RSER±) information. The incoming data
Recovered Serial Data. These Positive ECL 100K outputs
rate can be within one of two frequency ranges, mentioned (+5V referenced) represent the recovered data from the
before depending on the state of the MODE pin.
input data stream (RIN±). This recovered data is aligned
with the recovered clock (RCLK±) with a sampling window
compatible with most data processing devices.
CD – PECL/TTL Input
Carrier Detect. This input controls the recovery function
of the Receive PLL and can be driven by the carrier detect
output from optical modules or from external transition
RCLK± – Differential PECL Output
Recovered Clock. These Positive ECL 100K outputs (+5V
detection circuitry. When this input is at an ECL HIGH, the referenced) represent the recovered clock from the input
input data stream (RIN±) is recovered normally by the data stream (RIN±). This recovered clock is used to sample
Receive PLL. When this input is at an ECL LOW, the the recovered data (RSER±) and has timing compatible
Receive PLL no longer aligns to RIN±, but instead aligns with most data processing devices.
with the REFCLK × 8 frequency. Also, the Link Fault Indicator
/LFI – TTL Output
(/LFI) will transition LOW, and the recovered data outputs
(RSER±) will remain LOW regardless of the signal level on
Link Fault Indicator. This output indicates the status of
the Receive data stream inputs (RIN±). When the CD input the input data stream (RIN±). It is controlled by three
is at a TTL LOW (≤0.8V), the internal transition detection functions; the Carrier Detect (CD) input, the internal
circuitry is disabled. When in Loop-back testing mode, Transition Detector, and the Out of Lock (OOL) detector.
regardless of the signal level on the CD input, the Receive The Transition Detector determines if RIN± contains enough
PLL is internally turned-on to allow data stream transmission transitions to be accurately recovered by the Receive PLL.
to the recovered serial data outputs (RSER±) from the The Out of Lock detector determines if RIN± is within the
Transmit serial data inputs (TSER±).
frequency range of the Receive PLL. When CD is HIGH
and RIN± has sufficient transitions and is within the
frequency range of the Receive PLL, the /LFI output will be
TSER± – Differential PECL Input
Transmit Serial Data. These built-in line receiver inputs high. If CD is at an ECL LOW or RIN± does not contain
are connected to the differential Transmit serial input data sufficient transitions or RIN± is outside the frequency range
stream. These inputs can receive very low amplitude signals of the Receive PLL then the /LFI output will be LOW. If CD
and are compatible with PECL signal levels.
is at a TTL LOW then the /LFI output will only transition
LOW when the frequency of RIN± is outside the range of
the Receive PLL.
REFCLK± – Differential PECL/TTL Input
Reference Clock. This input is the clock frequency
reference for the clock and data recovery Receive PLL.
REFCLK is multiplied internally by eight and sets the
TOUT± – Differential PECL Output
Transmit Output. These Positive ECL 100K outputs (+5V
approximate center frequency for the internal Receive PLL referenced) represent the buffered version of the Transmit
to track the incoming bit stream. This input is also multiplied data stream (TSER±). This Transmit path is used to take
by eight by the frequency multiplier Transmit PLL to produce weak input signals and rebuffer them to drive low impedance
the bit rate Transmit Clock (TCLK±). REFCLK can be copper media.
connected to either a differential PECL or single-ended TTL
TCLK± – Differential PECL Output
frequency source. When either REFCLK+ or REFCLK- is at
a TTL LOW, the opposite REFCLK signal becomes a TTL
level input.
Transmit Clock. These Positive ECL 100K outputs (+5V
referenced) provide the bit rate frequency source for external
Transmit data processing devices. This output is synthesized
by the Transmit PLL and is derived by multiplying the
REFCLK frequency by eight.
OUTPUTS
ROUT± – Differential PECL Output
Receive Output. These Positive ECL 100K outputs (+5V
referenced) represent the buffered version of the input data
stream (RIN±). This output pair can be used for Receiver
2
Micrel
SY69952A
PIN DESCRIPTIONS
PLL1±, PLL2± – Loop Filter Inputs
These pins are used to connect the external loop filters
/LOOP – TTL Input
Loop Back Select. This input is used to select the input
data stream source that the Receive PLL uses for clock for the two on-board PLLs. See below:
and data recovery. When the /LOOP input is HIGH, the
Receive input data stream (RIN±) is used for clock and
data recovery. When /LOOP is LOW, the Transmit input
data stream (TSER±) is used by the Receive PLL for clock
and data recovery. When in Loop-back testing mode, /LOOP
input asserted low, the Receive PLL is always turned-on
internally regardless of the CD input signal level status.
This allows the Recovered Serial Data outputs (RSER±) to
receive data stream from the Transmit serial data inputs
TOP VIEW
(TSER±).
MODE – 3 Level Input
Frequency Mode Select. This three-level input selects
the frequency range for the clock and data recovery receive
PLL and the frequency multiplier transmit PLL. When the
0.1µf
0.1µf
PLL1+
PLL1-
PLL2+
PLL2-
Transmit
Filter
Receiver
Filter
input is held PECL HIGH (V
–0.9 typ.), the two PLLs
CC
500Ω
120Ω
operate at the SONET (SDH) STS-3 (STM-1) line rate of
155.52MHz. When this input is held TTL LOW (connected
to GND), the two PLLs operate at one SONET STS-1 line
rate of 51.84MHz. The REFCLK± frequency in both operating
Figure 1. Suggested Loop Filter Values
1
modes is ⁄ of the operating frequency. When the MODE
8
input is ECL LOW (V
– 1.7 typ), the device enters into
CC
test mode, the TSER± inputs substitue for the internal PLL
VCO for use in factory testing.
3
Micrel
SY69952A
DESCRIPTION
General
The SY69952A Transceiver is used in SONET/SDH and
Receive Functions
The primary function of the receiver is to recover clock
(RCLK±) and data (RSER±) from the incoming differential
PECL data stream (RIN±) without the need for external
buffering. These built-in line receiver inputs, as well as the
TSER± inputs mentioned above, have a wide common-
mode range (2.5V) and the ability to receive signals with as
little as 50mV differential voltage. They are compatible with
all PECL signals and any copper media.
The clock recovery function is performed using an
embedded PLL. The recovered clock is not only passed to
the RCLK± outputs, but also used internally to sample the
input serial stream in order to recover the data pattern. The
Receive PLL uses the REFCLK input as a byte-rate
reference. This input is multiplied by 8 (REFCLK × 8) and is
used to improve PLL lock time and to provide a center
frequency for operation in the absence of input data stream
transitions. The receiver can recover clock and data in two
different frequency ranges depending on the state of the
MODE pin as explained earlier. To insure accurate data
and clock recovery, REFCLK × 8 must be within 1000ppm
of the transmit bit rate. The standards, however, specify
that the REFCLK × 8 frequency accuracy be within 20-
100ppm.
ATM applications to recover clock and data information from
a 155.52MHz or 51.84MHz NRZ (Non Return to Zero) or
NRZI (Non Return to Zero Invert on ones) serial data stream.
This device also provides a bit-rate Transmit clock, from a
byte rate source through the use of a frequency multiplier
PLL, and differential data buffering for the Transmit side of
the system. This device is compliant with all relevant SONET/
SDH specifications including ANSI T1X1.6/91-022, ANSI
T1X1.3/93-006R1 Draft and ITU/CCITT G958.
Operating Frequency
The SY69952A operates at either of two frequency
ranges, the MODE input determines with which of the two
frequencies 51.84MHz or 155.52MHz the Transmit frequency
multiplier PLL, the Receive clock and the data recovery
PLL will operate. When MODE is connected to VCC, the
highest operating range of the device is selected. A
19.44MHz ±1% source must drive the REFCLK input and
the two PLLs will multiply this rate by 8 to provide output
clocks that operate at 155.52MHz ±1%. When the MODE
input is connected to ground (GND), the lowest operating
range of the device is selected. A 6.48MHz ±1% source
must drive the REFCLK inputs and the two PLLs will multiply
this rate by 8 to provide output clocks that operate at
51.84MHz ±1%.
The differential input serial data (RIN±) is not only used
by the PLL to recover the clock and data, but it is also
buffered and presented as the PECL differential output pair
ROUT±. This output pair can be used as part of the
transmission line interface circuit for base line wander
compensation, improving system performance by providing
reduced input jitter and increased data eye opening.
Transmit Functions
The transmit section of the SY69952A contains a PLL
that takes a REFCLK input and multiplies it by 8 (REFCLKx8)
to produce a PECL (Positive ECL) differential output clock
(TCLK±). The transmitter has two operating ranges that are
selectable with the three-level MODE pin as explained above.
The SY69952A Transmit frequency multiplier PLL allows
low-cost byte rate clock sources to be used to time the
upstream serial data transmitter.
The REFCLK± inputs can be configured three ways.
When both REFCLK+ and REFCLK– are connected to a
differential 100K-compatible PECL source, the REFCLK±
inputs will behave as a differential PECL inputs. When either
the REFCLK+ or the REFCLK– input is at a TTL LOW, the
other REFCLK input becomes a TTL–level input allowing it
to be connected to a low-cost TTL crystal oscillator. The
REFCLK± inputs structure, therefore, can be used as a
differential PECL input, a single TTL input, or as a dual TTL
clock multiplexing input.
Carrier Detect and Link Fault Indicator Functions
The Link Fault Indicator (/LFI) output is a TTL–level output
that indicates the status of the receiver. This output can be
used by an external controller for Loss of Signal (LOS),
Loss of Frame (LOF), or Out of Frame (OOF) indications.
/LFI is controlled by the Carrier Detect input, the internal
Transitions Detector, and the PLL Out of Lock (OOL)
circuitry.
The CD input may be driven by external circuitry that is
monitoring the incoming data stream. Optical modules have
CD outputs that indicate the presence of light on the optical
fiber and some copper based systems use external threshold
detection circuitry to monitor the incoming data stream. The
CD input is a 100K PECL compatible signal that should be
held HIGH when the incoming data stream is valid. When
CD is pulled to a PECL LOW (≤2.5V max.), the /LFI output
will transition LOW except in the loopback mode, and the
Receiver PLL will align itself with the REFCLKx8 frequency
and the recovered data outputs (RSER±) will remain LOW
regardless of the signal level on the Receive data-stream
inputs (RIN±).
The Transmit PECL differential input pair (TSER±) is
buffered by the SY69952A yielding the differential data
outputs (TOUT±). These outputs can be used to directly
drive transmission media such as Printed Circuit Board
(PCB) traces, optical drivers, twisted pair, or coaxial cable.
4
Micrel
SY69952A
DESCRIPTION
In addition, the SY69952A has a built-in transitions Loop Back Testing
detector that also checks the quality of the incoming data
stream. The absence of data transitions can be caused by
a broken transmission media, a broken transmitter, or a
problem with the transmit or receive media coupling. The
SY69952A will detect a quiet link by counting the number of
bits time that have passed without a data transition. A bit
time is defined as the period of RCLK±. When 512 bit times
have passed without a data transition on RIN±, /LFI will
transition LOW. The receiver will assume that the serial
data stream is invalid and, instead of allowing the RCLK±
frequency to wander in the absence of data, the PLL will
lock to the REFCLK × 8 frequency. This will insure that
RCLK± is as close to the correct link operating frequency
as the REFCLK± accuracy. /LFI will be driven HIGH again
and the receiver will recover clock and data from the
incoming data stream when the transition detection circuitry
determines that adequate transitions to ensure reliable clock
and data recovery have been detected within 512 bit-times.
The Transition Detector can be turned off by pulling the
CD input to a TTL LOW (≤0.8V). When CD is pulled to a
TTL LOW the /LFI will only be driven LOW if the recovered
clock is not locked to the incoming data stream. LFI LOW in
this will only indicate that the Receiver PLL is Out of Lock
(OOL). The CD pin should not be left unconnected.
The TTL level /LOOP pin is used to perform loop-back
testing. When /LOOP is asserted (held LOW) the Transmitter
serial input (TSER±) is used by the Receiver PLL for clock
and data recovery. This allows in-system testing to be
performed on the entire device except for the differential
Transmit drivers (TOUT±) and the differential Receiver inputs
(RIN±). For example, an ATM controller can present ATM
cells to the input of the ATM cell processor and check to
see that these same cells are received. When the /LOOP
input is deasserted (held HIGH) the Receive PLL is once
again connected to the Receiver serial inputs (RIN±).
The /LOOP feature can also be used in applications where
clock and data recovery are to be performed from either of
two data streams. In these systems the /LOOP pin is used
to select whether the TSER± or the RIN± inputs are used
by the Receive PLL for clock and data recovery. In the
Loop back testing mode, regardless of the CD signal status
and the presence of data at the input (RIN±), the transmit
serial data stream from (TSER±) will flow through the
Receive PLL to the Recovered serial data output (RSER±).
5
Micrel
SY69952A
(1)
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Rating
0 to +7
Unit
VCC, TVCC, AVCC
Power Supply (GND, TGND, AGND = 0V)
Input Voltage (GND, TGND, AGND = 0V)
V
V
VI
0 to VCC
IOUT
Output Current
–Continuous
–Surge
50
100
mA
TA
Ambient Temperature Range
Storage Temperature Range
0 to +85
°C
°C
Tstore
–65 to +150
NOTE:
1. PermanentdevicedamagemayoccurifABSOLUTEMAXIMUMRATINGSareexceeded. Thisisastressratingonlyandfunctionaloperationisnotimplied
at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended
periods may affect device reliability.
PECL DC ELECTRICAL CHARACTERISTICS
(1)
V
= TV = AV = 4.75V to 5.25V; GND, TGND, AGND = 0V, T = 0°C to +85°C
CC
CC
CC
A
Symbol
VOH
Parameter
Min.
Typ.
Max.
Unit
V
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage(2)
Input LOW Voltage(2)
Input LOW Current
VCC –1.075
VCC –1.860
VCC –1.165
VCC –1.810
0.5
VCC –.955
VCC –.830
VCC –1.570
VCC –.880
VCC –1.475
—
VOL
VCC –1.705
V
VIH
—
—
—
V
VIL
V
IIL
µA
NOTES:
1. Equilibrium temperature
2. Forcing one input at a time. Apply VIH(max) or VIL(min) to all other inputs.
TTL DC ELECTRICAL CHARACTERISTICS
V
= TV = AV = 4.75V to 5.25V; GND, TGND, AGND = 0V, T = 0°C to +85°C
CC
CC
CC
A
Symbol
VOH
VOL
Parameter
Min.
2.4
—
Max.
—
Unit
V
Condition
IOH = –2mA
IOL = 4mA
VOUT = 0V
—
Output HIGH Voltage
Output LOW Voltage
Output Short Circuit Current
Input HIGH Voltage
0.45
–60
—
V
IOS
–150
2.0
—
mA
V
VIH
VIL
Input LOW Voltage
0.8
V
—
(1), (2), (3)
DC ELECTRICAL CHARACTERISTICS
V
= +5V ±5%; V = GND = 0V, T = 0°C to +85°C
CC
EE
A
Symbol
IEE
Parameter
Min.
—
Typ.
140
11
Max.
200
—
Unit
Condition
Internal Operating Current
Termination Output Current
mA
mA
IOUT
—
50Ω to VCC –2, 50% duty cycle
NOTES:
1. To calculate total power supply current into the VCC pins: ICC = (n * IOUT); where n = number of ECL output pins used (ie, terminated).
2. To calculate total device power dissipation; PD = [IEE * (VCC – VEE)] + [n * IOUT * 1.33](3).
3. Average ECL output voltage is calculated as VOAVG = (VOH(max) + VOH(min) + VOL(max) + VOL(min)) /4 = 1.33V.
6
Micrel
SY69952A
AC ELECTRICAL CHARACTERISTICS
V
= +5V ±5%; V = GND = 0V, T = 0°C to +85°C
EE A
CC
Symbol
Parameter
Min.
Typ.
Max.
Units
Condition
fREF
Reference Frequency
6.41
19.24
6.48
19.44
6.55
19.64
MHz
MHZ
MODE = 0
MODE = 1
fB
Bit Time(1)
19.5
6.50
19.3
6.43
19.1
6.36
ns
ns
MODE = 0
MODE = 1
tODC
Output Duty Cycle(2)
(TCLK±, RCLK±)
48
—
52
%
tRF
ECL Output Rise/Fall Tiime(2)
PLL Lock Time
0.4
—
—
1.2
1
ns
5pf load, 50Ω to VCC –2 (20% to 80%)
tLOCK
tRPWH
—
µs
RIN transition density 25%
REFCLK Pulse Width High
3.3
10
—
—
—
—
ns
ns
MODE = 0
MODE = 1
tRPWL
REFCLK Pulse Width Low
3.3
10
—
—
—
—
ns
ns
MODE = 0
MODE = 1
tDV
tDH
tPD
Data Valid
Data Hold
3
1
—
—
—
—
—
10
ns
ns
ns
Prior to RCLK+ rising edge
After RCLK+ rising edge
MODE = 1
Propagation Delay(3)
(RIN to ROUT, TSER to TOUT)
—
NOTES:
1. fB is calculated as 1/(fREF * 8).
2. Tested initially and after any design or process changes that may affect these parameters.
3. The ECL switching threshold is the differential zero crossing (ie, the point where + and – signals cross).
TIMING WAVEFORMS
t
ODC
tODC
RCLKP
t
DH
t
DV
RSERP/RSERN
TSERP/TSERN
RINP/RINN
t
PD
ROUTP/ROUTN
PRODUCT ORDERING CODE
Ordering
Code
Package
Type
Operating
Range
SY69952AZC
Z28-1
Commercial
7
Micrel
SY69952A
28 LEAD SOIC .300" WIDE (Z28-1)
Rev. 02
MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
© 2000 Micrel Incorporated
8
相关型号：
©2020 ICPDF网 联系我们和版权申明