X9119TV14I-2.7 [INTERSIL]
Single Supply/Low Power/1024-Tap/2-Wire Bus; 单电源/低功耗/ 1024点击/ 2 - Wire总线
| 型号： | X9119TV14I-2.7 |
| 厂家： | 
Intersil |
| 描述： | Single Supply/Low Power/1024-Tap/2-Wire Bus |
| 文件： | 总18页 (文件大小：331K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
X9119
®
Single Supply/Low Power/1024-Tap/2-Wire Bus
Data Sheet
September 15, 2005
FN8162.2
PRELIMINARY
DESCRIPTION
Single Digitally-Controlled (XDCP™)
Potentiometer
The X9119 integrates a single digitally controlled
potentiometer (XDCP) on
integrated circuit.
a
monolithic CMOS
FEATURES
• 1024 Resistor Taps – 10-Bit Resolution
• 2-Wire Serial Interface for Write, Read, and
Transfer Operations of the Potentiometer
The digital controlled potentiometer is implemented
using 1023 resistive elements in a series array.
Between each element are tap points connected to the
wiper terminal through switches. The position of the
wiper on the array is controlled by the user through the
2-wire bus interface. The potentiometer has
associated with it a volatile Wiper Counter Register
(WCR) and a four non-volatile Data Registers that can
be directly written to and read by the user. The
contents of the WCR controls the position of the wiper
on the resistor array though the switches. Powerup
recalls the contents of the default data register (DR0)
to the WCR.
• Wiper Resistance, 40Ω Typical @ V
• Four Non-Volatile Data Registers
= 5V
CC
• Non-Volatile Storage of Multiple Wiper Positions
• Power-on Recall. Loads Saved Wiper Position
on Power-up.
• Standby Current < 3µA Max
• V : 2.7V to 5.5V Operation
CC
• 100kΩ End to End Resistance
• 100 yr. Data Retention
• Endurance: 100,000 Data Changes Per Bit Per
Register
• 14 Ld TSSOP
The XDCP can be used as a three-terminal
• Low Power CMOS
• Single Supply Version of the X9118
• Pb-Free Plus Anneal Available (RoHS Compliant)
potentiometer or as a two terminal variable resistor in
a wide variety of applications including control,
parameter adjustments, and signal processing.
FUNCTIONAL DIAGRAM
V
R
H
CC
Address
Data
Status
Write
Read
Transfer
Power On Recall
100KΩ
1024-taps
POT
Bus
Interface &
Wiper Counter
Register (WCR)
2-Wire
Bus
Interface
Control
Wiper
Data Registers
(DR0-DR3)
Control
R
R
V
NC
NC
W
L
SS
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
1
X9119
Ordering Information
POTENTIOMETER
PART NUMBER
X9119TV14I
PART MARKING
V
LIMITS (V) ORGANIZATION (kΩ) TEMP RANGE (°C)
PACKAGE
CC
X9119TV I
X9119TV
5 ±10%
10
-40 to 85
0 to 70
14 Ld TSSOP (4.4mm)
14 Ld TSSOP (4.4mm)
14 Ld TSSOP (4.4mm)
14 Ld TSSOP (4.4mm)
14 Ld TSSOP (4.4mm) (Pb-free)
X9119TV14
X9119TV14-2.7*
X9119TV14I-2.7
X9119TV14IZ-2.7* (Note)
X9119TV F
X9119TV G
-2.7 to 5.5
0 to 70
-40 to 85
-40 to 85
*Add "T1" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are
MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
DETAILED FUNCTIONAL DIAGRAM
V
CC
Power On
Recall
DR0 DR1
R
H
SCL
SDA
A2
Wiper
Counter
Register
(WCR)
Interface
and
Control
100KΩ
1024-taps
Data
R
DR2 DR3
L
Circuitry
A1
Control
A0
R
W
WP
V
SS
CIRCUIT LEVEL APPLICATIONS
SYSTEM LEVEL APPLICATIONS
• Vary the gain of a voltage amplifier
• Provide programmable dc reference voltages for
comparators and detectors
• Adjust the contrast in LCD displays
• Control the power level of LED transmitters in
communication systems
• Control the volume in audio circuits
• Trim out the offset voltage error in a voltage
amplifier circuit
• Set the output voltage of a voltage regulator
• Trim the resistance in Wheatstone bridge circuits
• Control the gain, characteristic frequency and
Q-factor in filter circuits
• Set the scale factor and zero point in sensor signal
conditioning circuits
• Vary the frequency and duty cycle of timer ICs
• Vary the dc biasing of a pin diode attenuator in RF
circuits
• Set and regulate the DC biasing point in an RF
power amplifier in wireless systems
• Control the gain in audio and home entertainment
systems
• Provide the variable DC bias for tuners in RF
wireless systems
• Set the operating points in temperature control
systems
• Control the operating point for sensors in industrial
systems
• Trim offset and gain errors in artificial intelligent
systems
• Provide a control variable (I, V, or R) in feedback
circuits
FN8162.2
September 15, 2005
2
X9119
PIN CONFIGURATION
SERIAL CLOCK (SCL)
This input is used by 2-wire master to supply 2-wire
serial clock to the X9119.
TSSOP
NC
14
13
12
11
10
1
2
3
4
5
6
7
V
CC
DEVICE ADDRESS (A –A )
2
0
R
R
R
A0
NC
L
H
W
The Address inputs are used to set the least
significant 3 bits of the 8-bit slave address. A match in
the slave address serial data stream must be made
with the Address input in order to initiate
communication with the X9119. A maximum of 8
devices may occupy the 2-wire serial bus.
X9119
A2
SCL
SDA
NC
A1
WP
9
8
V
SS
Hardware Write Protect Input (WP)
PIN ASSIGNMENTS
The WP pin when LOW prevents nonvolatile writes to
the Data Registers.
Pin
(TSSOP)
Symbol
NC
Function
1
2
No Connect
Potentiometer Pins
A0
Device Address for 2-wire bus
No Connect
3
NC
R , R
H
L
4
A2
Device Address for 2-wire bus
Serial Clock for 2-wire bus
Serial Data Input/Output for 2-wire bus
System Ground
The R and R pins are equivalent to the terminal
connections on a mechanical potentiometer.
H
L
5
SCL
SDA
6
R
7
V
W
SS
8
WP
A1
Hardware Write Protect
The wiper pin are equivalent to the wiper terminal of a
mechanical potentiometer.
9
Device Address for 2-wire bus
No Connect
10
11
12
13
14
NC
Bias Supply Pins
R
Wiper terminal of the Potentiometer
High terminal of the Potentiometer
Low terminal of the Potentiometer
System Supply Voltage
W
R
H
SYSTEM SUPPLY VOLTAGE (V ) AND SUPPLY
CC
R
L
GROUND (V
)
SS
V
CC
The V
pin is the system ground.
pin is the system supply voltage. The V
CC
SS
PIN DESCRIPTIONS
Bus Interface Pins
Other Pins
NO CONNECT
SERIAL DATA INPUT/OUTPUT (SDA)
No connect pins should be left open. These pins are
used for Intersil manufacturing and testing purposes.
The SDA is a bidirectional serial data input/output pin
for a 2-wire slave device and is used to transfer data
into and out of the device. It receives device address,
opcode, wiper register address and data sent from an
2-wire master at the rising edge of the serial clock
SCL, and it shifts out data after each falling edge of
the serial clock SCL.
PRINCIPLES OF OPERATION
The X9119 is an integrated microcircuit incorporating
a resistor array and its associated registers and
counters and the serial interface logic providing direct
communication between the host and the digitally
controlled potentiometer. This section provides detail
description of the following:
It is an open drain output and may be wire-ORed with
any number of open drain or open collector outputs.
An open drain output requires the use of a pull-up
resistor. For selecting typical values, refer to the
guidelines for calculating typical values on the bus
pull-up resistors graph.
– Resistor Array Description
– Serial Interface Description
– Instruction and Register Description
FN8162.2
3
September 15, 2005
X9119
Resistor Array Description
At both ends of each array and between each resistor
segment is a CMOS switch connected to the wiper
The X9119 is comprised of a resistor array. The array
contains, in effect, 1023 discrete resistive segments
that are connected in series (see Figure 1). The
physical ends of each array are equivalent to the fixed
terminals of a mechanical potentiometer (R and R
inputs).
(R ) output. Within each individual array only one
W
switch may be turned on at a time. These switches are
controlled by the Wiper Counter Register (WCR). The
10-bits of the WCR (WCR[9:0]) are decoded to select,
and enable, one of 1024 switches.
H
L
The WCR may be written directly. The Data Registers
and the WCR can be read and written by the host
system.
Figure 1. Detailed Potentiometer Block Diagram
Serial Data Path
R
Serial
Bus
Input
H
From Interface
Circuitry
C
O
U
N
T
Register 0
(DR0)
Register 1
(DR1)
10
10
Parallel
Bus
Input
E
R
Register 2
(DR2)
Register 3
(DR3)
Wiper
D
E
C
O
D
E
Counter
Register
(WCR)
If WCR = 000[HEX] then R = R
W
L
If WCR = 3FF[HEX] then R = R
W
H
R
R
L
W
Serial Interface Description
SERIAL INTERFACE
START CONDITION
All commands to the X9119 are preceded by the start
condition, which is a HIGH to LOW transition of SDA
while SCL is HIGH. The X9119 continuously monitors
the SDA and SCL lines for the start condition and will
not respond to any command until this condition is
met. See Figure 3.
The X9119 supports a bidirectional bus oriented
protocol. The protocol defines any device that sends
data onto the bus as a transmitter and the receiving
device as the receiver. The device controlling the
transfer is a master and the device being controlled is
the slave. The master will always initiate data transfers
and provide the clock for both transmit and receive
operations. Therefore, the X9119 will be considered a
slave device in all applications.
STOP CONDITION
All communications must be terminated by a stop
condition, which is a LOW to HIGH transition of SDA
while SCL is HIGH. See Figure 3.
CLOCK AND DATA CONVENTIONS
ACKNOWLEDGE
Data states on the SDA line can change only during
SCL LOW periods. SDA state changes during SCL
HIGH are reserved for indicating start and stop
conditions. See Figure 3.
Acknowledge is a software convention used to provide
a positive handshake between the master and slave
devices on the bus to indicate the successful receipt of
data. The transmitting device, either the master or the
slave, will release the SDA bus after transmitting eight
FN8162.2
4
September 15, 2005
X9119
bits. The master generates a ninth clock cycle and
during this period the receiver pulls the SDA line LOW
to acknowledge that it successfully received the eight
bits of data.
The X9119 will respond with an acknowledge after
recognition of a start condition and its slave address
and once again after successful receipt of the
command byte. If the command is followed by a data
byte the X9119 will respond with a final acknowledge.
See Figure 2.
Figure 2. Acknowledge Response from Receiver
SCL from
1
8
9
Master
Data Output
from Transmitter
Data Output
from Receiver
START
ACKNOWLEDGE
ACKNOWLEDGE POLLING
FLOW 1. ACK Polling Sequence
The disabling of the inputs, during the internal
nonvolatile write operation, can be used to take
advantage of the typical 5ms EEPROM write cycle
time. Once the stop condition is issued to indicate the
end of the nonvolatile write command the X9119
initiates the internal write cycle. ACK polling, Flow 1,
can be initiated immediately. This involves issuing the
start condition followed by the device slave address. If
the X9119 is still busy with the write operation no ACK
will be returned. If the X9119 has completed the write
operation an ACK will be returned and the master can
then proceed with the next operation.
Nonvolatile Write
Command Completed
EnterACK Polling
Issue
START
Issue Slave
Address
Issue STOP
ACK
No
Returned?
Yes
Further
Operation?
No
Yes
Issue
Instruction
Issue STOP
Proceed
Proceed
FN8162.2
September 15, 2005
5
X9119
Instruction and Register Description
sequence. Only the device which slave address
matches the incoming device address sent by the
master executes the instruction. The A2–A0 inputs
can be actively driven by CMOS input signals or tied to
DEVICE ADDRESSING: IDENTIFICATION BYTE
(ID AND A)
V
or V . The R/W bit is the LSB and is be used to
CC
SS
Following a start condition the master must output the
address of the slave it is accessing. The most
significant four bits of the slave address are the device
type identifier. The ID[3:0] bits is the device id for the
X9119; this is fixed as 0101[B] (refer to Table 1).
program the device for read or write operations.
INSTRUCTION BYTE AND REGISTER SELECTION
The next byte sent to the X9119 contains the
instruction and register pointer information. The three
most significant bits are used provide the instruction
opcode (IOP[2:0]). The RB and RA bits point to one of
the four registers. The format is shown below in
Table 2.
The A2–A0 bits in the ID byte is the internal slave
address. The physical device address is defined by
the state of the A2–A0 input pins. The slave address is
externally specified by the user. The X9119 compares
the serial data stream with the address input state; a
successful compare of both address bits is required for
the X9119 to successfully continue the command
Table 3 provides a complete summary of the
instruction set opcodes.
Table 1. Identification Byte Format
Internal Slave
Address
Device Type
Identifies
Read or
Write Bit
ID3
0
ID2
1
ID1
0
ID0
1
A2
A1
A0
R/W
(MSB)
(LSB)
Table 2. Instruction Byte Format
Register
Selection
Instruction
Opcode
I2
I1
I0
0
RB
RA
0
0
(MSB)
(LSB)
Register Selected
RB
0
RA
DR0
DR1
DR2
DR3
0
1
0
1
0
1
1
FN8162.2
September 15, 2005
6
X9119
Table 3. Instruction Set
Instruction Set
Instruction
R/W
I
I
I
0
0
RB RA
0
0
Operation
2
1
Read Wiper Counter
Register
1
0
1
0
1
1
0
0
1
1
0
0
0
0
0
0
0
Read the contents of the Wiper Counter
Register
Write Wiper Counter
Register
1
1
1
1
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Write new value to the Wiper Counter
Register
Read Data Register
1/0 1/0
1/0 1/0
1/0 1/0
Read the contents of the Data Register
pointed to RB-RA.
Write Data Register
Write new value to the Data Register
pointed to RB-RA.
XFR Data Register to
Wiper Counter Register
Transfer the contents of the Data Register
pointed to by RB-RA.to the Wiper Counter
Register
XFR Wiper Counter
Register to Data Regis-
ter
0
1
1
1
0
1/0 1/0
0
0
Transfer the contents of the Wiper Counter
Register to the Data Register pointed to by
RB-RA.
Note: (1) 1/o = data is one or zero.
Instruction and Register Description
DEVICE ADDRESSING
DATA REGISTERS (DR0 TO DR3)
The potentiometer has four 10-bit non-volatile Data
Registers. These can be read or written directly by the
host. Data can also be transferred between any of the
four Data Registers and the Wiper Counter Register.
All operations changing data in one of the data
registers is a nonvolatile operation and will take a
maximum of 10ms.
WIPER COUNTER REGISTER (WCR)
The X9119 contains a Wiper Counter Registers (see
Table 4) for the XDCP potentiometer. The WCR is
equivalent to a serial-in, parallel-out register/counter
with its outputs decoded to select one of 1024
switches along its resistor array. The contents of the
WCR can be altered in one of three ways: (1) it may be
written directly by the host via the write wiper counter
register instruction (serial load); (2) it may be written
indirectly by transferring the contents of one of four
associated data registers via the XFR data register; (3)
it is loaded with the contents of its data register zero
(R0) upon power-up.
If the application does not require storage of multiple
settings for the potentiometer, the Data Registers can
be used as regular memory locations for system
parameters or user preference data.
Bit 9–Bit 0 are used to store one of the 1024 wiper
position (0 ~1023).
The Wiper Counter Register is a volatile register; that
is, its contents are lost when the X9119 is powered-
down. Although the register is automatically loaded
with the value in DR0 upon power-up, this may be
different from the value present at power-down.
Power-up guidelines are recommended to ensure
proper loadings of the DR0 value into the WCR.
FN8162.2
7
September 15, 2005
X9119
Table 4. Wiper Control Register, WCR (10-bit), WCR9–WCR0: Used to store the current wiper position (Volatile, V)
WCR9
V
WCR8
V
WCR7
V
WCR6
V
WCR5
V
WCR4
V
WCR3
V
WCR2
V
WCR1
V
WCR0
V
(MSB)
(LSB)
Table 5. Data Register, DR (10-bit), Bit 9–Bit 0: Used to store wiper positions or data (Non-Volatile, NV)
Bit 9
NV
Bit 8
NV
Bit 7
NV
Bit 6
NV
Bit 5
NV
Bit 4
NV
Bit 3
NV
Bit 2
NV
Bit 1
NV
Bit 0
NV
MSB
LSB
Four of the six instructions are four bytes in length.
These instructions are:
Two instructions (see Figure 4) require a two-byte
sequence to complete. These instructions transfer
data between the host and the X9119; either between
the host and one of the data registers or directly
between the host and the Wiper Counter Register.
These instructions are:
– Read Wiper Counter Register – read the current
wiper position of the selected potentiometer,
– Write Wiper Counter Register – change current
wiper position of the selected potentiometer,
– XFR Data Register to Wiper Counter Register –
This transfers the contents of one specified Data
Register to the Wiper Counter Register.
– Read Data Register – read the contents of the
selected Data Register;
– Write Data Register – write a new value to the
selected Data Register.
– XFR Wiper Counter Register to Data Register –
This transfers the contents of the Wiper Counter
Register to the specified Data Register.
The basic sequence of the four byte instructions is
illustrated in Figure 3. These four-byte instructions
exchange data between the WCR and one of the Data
Registers. A transfer from a data register to a WCR is
essentially a write to a static RAM, with the static RAM
controlling the wiper position. The response of the
See Instruction format for more details.
POWER UP AND DOWN REQUIREMENTS
There are no restrictions on the power-up condition of
Vcc and the voltages applied to the potentiometer pins
provided that the Vcc is always more positive than or
wiper to this action will be delayed by t
. A transfer
WRL
from the WCR (current wiper position), to a data
register is a write to nonvolatile memory and takes a
equal to the voltages at R , R , and R , i.e. V
≥
H
L
W
CC
R , R , R . There are no restrictions on the power-
minimum of t
to complete. The transfer can occur
H
L
W
WR
down condition. However, the datasheet parameters
between one of the four potentiometers and one of its
associated registers.
for the DCP do not apply until 1milisecond after V
reaches its final value.
CC
Figure 3. Two-Byte Instruction Sequence
SCL
SDA
0
1
0
1
0
0
0
0
0
S
T
A
R
T
ID3 ID2 ID1 ID0
Device ID
I2
I0
A2 A1 A0 R/W
A
C
K
I1
RB RA
A
C
K
S
T
O
P
Internal
Address
Instruction
Opcode
Register
Address
FN8162.2
8
September 15, 2005
X9119
Figure 4. Four-Byte Instruction Sequence (Write or Read for WCR or Data Registers)
SCL
0
0
1
0
1
0
X
X
0
X
0
X X
SDA
X
X X
A
C
K
A
C
K
S
T
O
P
A0
ID3 ID2ID1ID0 A2 A1
R/W
0 RB RA 0
A
C
K
W W
W
C
R
7
W
C
R
6
W
C
R
5
I0
W W W W
W
C
R
0
I2 I1
S
T
A
C
K
C
R
9
C
R
8
C
R
4
C
R
3
C
R
2
C
R
1
A
Instruction
Opcode
Internal
Address
Register
Address
Device ID
R
T
Wiper or Data
Position
INSTRUCTION FORMAT
Read Wiper Counter Register (WCR)
Device Type
Identifier
Device
Addresses
Instruction
Opcode
Register
Addresses
Wiper Position
(Sent by Slave on SDA)
Wiper Position
(Sent by Slave on SDA)
S
T
A
R
T
S
A
C
K
S
M
A
C
K
M
A
C
K
S
T
O
P
A
C
K
W
C
R
8
W
C
R
9
W W W W W W W W
C
R
7
C
R
6
C
R
5
C
R
4
C
R
3
C
R
2
C
R
1
C
R
0
0
1
0
1
A2 A1 A0
1
0
0
0
0
0
0
0
X X X X X X
Write Wiper Counter Register (WCR)
Device Type
Identifier
Device
Addresses
Instruction
Opcode
Register
Addresses
Wiper Position
(Sent by Master on SDA)
Wiper Position
(Sent by Master on SDA)
S
T
A
R
T
S
A
C
K
S
S
S S
A
C
K
A
C
K
A
C
K
T
O
P
W W
W W W W W W W W
C
R
9
C
R
8
C
R
7
C
R
6
C
R
5
C
R
4
C
R
3
C
R
2
C
R
1
C
R
0
0
1
0
1
A2 A1 A0
1
0
1
0
0
0
0
0
X X X X X X
Read Data Register (DR)
Device Type
Identifier
Device
Addresses
Instruction
Opcode
Register
Addresses
Wiper Position
(Sent by Slave on SDA)
wiper position or data
(Sent by Slave on SDA)
S
T
A
R
T
S
A
C
K
S
M
M S
A
C
K
A
C
K
A
C
K
T
O
P
W W
W W W W W W W W
C
R
9
C
R
8
C
R
7
C
R
6
C
R
5
C
R
4
C
R
3
C
R
2
C
R
1
C
R
0
0
1
0
1
A2 A1 A0
1
0
1
0
RB RA
0
0
X X X X X X
FN8162.2
9
September 15, 2005
X9119
Write Data Register (DR)
Device Type
Identifier
Device
Instruction
Opcode
Register
Wiper Position or Data
Wiper Position or Data
Addresses
Addresses
(Sent by Master on SDA)
(Sent by Master on SDA)
S
T
A
R
T
S
A
C
K
S
A
C
K
S
A
C
K
S
A
C
K
S
T
O
P
W W
W W W W W W W W
C
R
9
C
R
8
C
R
7
C
R
6
C
R
5
C
R
4
C
R
3
C
R
2
C
R
1
C
R
0
0
1
0
1
A2 A1 A0
1
1
0
0 RB RA
0
0
X X X X X X
Transfer Wiper Counter Register (WCR) to Data Register (DR)
Device Type
Identifier
Device
Instruction
Opcode
Register
S
T
A
R
T
Addresses
Addresses
S
A
C
K
S
A
C
K
S
T
O
P
HIGH-VOLTAGE
WRITE CYCLE
0
1
0
1
A2 A1 A0
1
1
1
0
RB RA
0
0
Transfer Data Register (DR) to Wiper Counter Register (WCR)
Device Type
Identifier
Device
Instruction
Opcode
Register
S
T
A
R
T
Addresses
Addresses
S
A
C
K
S
A
C
K
S
T
O
P
0
1
0
1
A2 A1 A0
1
1
0
0
RB RA
0
0
Notes: (1) “A2 ~ A0”: stand for the device addresses sent by the master.
(2) WCRx refers to wiper position data in the Wiper Counter Register
FN8162.2
September 15, 2005
10
X9119
ABSOLUTE MAXIMUM RATINGS
COMMENT
Temperature under bias ....................-65°C to +135°C
Storage temperature .........................-65°C to +150°C
Voltage on SCL, SDA, or any address input
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
This is a stress rating only; the functional operation of
the device (at these or any other conditions above
those listed in the operational sections of this
specification) is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect device reliability.
with respect to V ................................. -1V to +7V
SS
∆V = | (VH–VL) | ......................................................5V
Lead temperature (soldering, 10s) .................... 300°C
I
(10s) ..............................................................±6mA
W
RECOMMENDED OPERATING CONDITIONS
(4)
Temp
Min.
0°C
Max.
+70°C
+85°C
Device
X9118
Supply Voltage (V ) Limits
CC
Commercial
Industrial
5V ± 10%
-40°C
X9118-2.7
2.7V to 5.5V
ANALOG CHARACTERISTICS (Over recommended industrial (2.7V) operation conditions unless otherwise stated.)
Limits
Symbol
R
Parameter
End to End Resistance
End to End Resistance Tolerance
Power Rating
Min.
Typ.
Max. Units
Test Conditions
100
kΩ
TOTAL
±20
50
%
mW
mA
Ω
25°C, each pot
I
Wiper Current
±3
W
R
Wiper Resistance
40
110
Wiper Current = ± 50µA,
= 5V
W
V
CC
150
300
5
Ω
Wiper Current = ± 50µA,
V
V
= 3V
= 0V
CC
V
TERM
Voltage on any R or R Pin
V
SS
V
dBV
%
H
L
SS
Noise
-120
0.1
Ref: 1V
Resolution
(1)
(3)
Absolute Linearity
±1
MI
R
– R
,
w(n)(actual)
where n=8 to 1006
w(n)(expected)
(3)
MI
(5)
±1.5
±2.0
±0.5
R
R
– R
w(n)(expected)
w(n)(actual)
(2)
Relative Linearity
(3)
MI
– [R
+ MI], where
w(m)
w(m + 1)
m=8 to 1006
(3)
MI
(5)
±0.5
±1.0
20
R
– [R
+ MI]
w(m)
w(m + 1)
Temperature Coefficient of R
±300
ppm/°C
ppm/°C
pF
TOTAL
Ratiometric Temp. Coefficient
C /C /C Potentiometer Capacitancies
W
10/10/25
See Macro model
H
L
Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a
potentiometer.
(2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a
potentiometer. It is a measure of the error in step size.
(3) MI = RTOT / 1023 or (R – R ) / 1023, single pot
H
L
(4) n = 0, 1, 2, …,1023; m =0, 1, 2, …, 1022.
(5) ESD Rating on RH, RL, RW pins is 1.5KV (HBM, 1.0µA leakage maximum), ESD rating on all other pins is 2.0kV.
FN8162.2
11
September 15, 2005
X9119
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)
Limits
Symbol
Parameter
Min.
Typ.
Max.
Units
Test Conditions
= 400kHz; V = +5.5V;
SDA = Open; (for 2-wire, Active, Read and
Volatile Write States only)
I
V
supply current
(active)
3
mA
f
SCL
CC1
CC
CC
I
V
supply current
5
3
mA
f
= 400kHz; V = +5.5V;
CC
CC2
CC
(nonvolatile write)
SCL
SDA = Open; (for 2-wire, Active,
Non-volatile Write State only)
I
V
current (standby)
µA
V
= +5.5V; V = V or V
IN SS
;
CC
SB
CC
CC
SDA = V
;
CC
(for 2-wire, Standby State only)
I
Input leakage current
10
10
µA
µA
V
V
= V to V
SS CC
LI
IN
I
Output leakage
current
= V to V
SS CC
LO
OUT
V
Input HIGH voltage
Input LOW voltage
Output LOW voltage
Output HIGH voltage
V
x 0.7
V
+ 1
V
V
V
IH
CC
-1
CC
x 0.3
V
V
IL
CC
0.4
V
I
= 3mA
OL
OL
V
OH
ENDURANCE AND DATA RETENTION
Parameter
Minimum Endurance
Data Retention
Min.
100,000
100
Units
Data changes per bit per register
years
CAPACITANCE
Symbol
Test
Input/Output capacitance (SI)
Input capacitance (SCL, WP, A1 and A0)
Max.
Units
pF
Test Conditions
= 0V
(6)
C
8
6
V
IN/OUT
(6)
OUT
V = 0V
IN
C
pF
IN
POWER-UP TIMING
Symbol
Parameter
Power-up Rate
Min.
0.2
Max.
50
Units
V/ms
ms
(6)
t V
V
CC
r
CC
(7)
t
Power-up to Initiation of read operation
Power-up to Initiation of write operation
1
PUR
(7)
t
50
ms
PUW
Notes: (6) This parameter is not 100% tested.
(7) t and t are the delays required from the time the (last) power supply (Vcc-) is stable until the specific instruction can be issued.
PUR
PUW
These parameters are not 100% tested.
(8) This is not a tested or guaranteed parameter and should be used only as a guideline.
FN8162.2
12
September 15, 2005
X9119
A.C. TEST CONDITIONS
Input pulse levels
V
x 0.1 to V x 0.9
CC
CC
Input rise and fall times
Input and output timing level
10ns
V
x 0.5
CC
EQUIVALENT A.C. LOAD CIRCUIT
5V
3V
SPICE Macromodel
1533Ω
867Ω
R
TOTAL
R
R
L
H
SDA OUTPUT
SDA OUTPUT
C
C
C
L
W
L
10pF
10pF
100pF
25pF
100pF
R
W
AC TIMING HIGH-VOLTAGE WRITE CYCLE TIMING
Symbol Parameter
Min.
Max.
Units
f
t
t
t
t
t
t
t
t
t
t
t
t
Clock Frequency
400
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
SCL
Clock Cycle Time
2500
600
1300
600
600
600
100
0
CYC
Clock High Time
HIGH
LOW
SU:STA
HD:STA
SU:STO
SU:DAT
HD:DAT
R
Clock Low Time
Start Setup Time
Start Hold Time
Stop Setup Time
SDA Data Input Setup Time
SDA Data Input Hold Time
SCL and SDA Rise Time
SCL and SDA Fall Time
300
300
F
SCL Low to SDA Data Output Valid Time
SDA Data Output Hold Time
250
0
AA
DH
T
Noise Suppression Time Constant at SCL and SDA inputs
Bus Free Time (Prior to Any Transmission)
A0, A1, A2 Setup Time
50
1300
0
I
t
t
t
BUF
SU:WPA
HD:WPA
A0, A1, A2 Hold Time
0
FN8162.2
September 15, 2005
13
X9119
HIGH-VOLTAGE WRITE CYCLE TIMING
Symbol Parameter
Typ.
Max.
Units
t
High-voltage write cycle time (store instructions)
5
10
ms
WR
XDCP TIMING
Symbol
Parameter
Min.
Max.
10
Units
µs
t
Wiper response time after the third (last) power supply is stable
5
5
WRPO
t
Wiper response time after instruction issued (all load
instructions)
10
µs
WRL
SYMBOL TABLE
WAVEFORM
INPUTS
OUTPUTS
Must be
steady
Will be
steady
May change
from Low to
High
Will change
from Low to
High
May change
from High to
Low
Will change
from High to
Low
Don’t Care:
Changes
Allowed
Changing:
State Not
Known
N/A
Center Line
is High
Impedance
TIMING DIAGRAMS
Start and Stop Timing
(START)
(STOP)
t
t
F
R
SCL
t
t
t
SU:STO
SU:STA
HD:STA
t
t
F
R
SDA
FN8162.2
September 15, 2005
14
X9119
Input Timing
t
t
CYC
HIGH
SCL
t
LOW
SDA
t
t
t
BUF
SU:DAT
HD:DAT
Output Timing
SCL
SDA
t
t
DH
AA
XDCP Timing (for All Load Instructions)
(STOP)
SCL
SDA
LSB
t
WRL
R
W
Write Protect and Device Address Pins Timing
(START)
(STOP)
SCL
...
(Any Instruction)
...
SDA
...
t
t
SU:WPA
HD:WPA
WP
A0, A1, A2
FN8162.2
15
September 15, 2005
X9119
APPLICATIONS INFORMATION
Basic Configurations of Electronic Potentiometers
+V
R
V
R
RW
I
Three terminal Potentiometer;
Variable voltage divider
Two terminal Variable Resistor;
Variable current
Application Circuits
Noninverting Amplifier
Voltage Regulator
V
+
–
S
V
O
V
V (REG)
O
317
IN
R
1
R
2
I
adj
R
R
1
2
V
= (1+R /R )V
V
(REG) = 1.25V (1+R /R )+I
R
adj
O
2
1
S
O
2
1
2
Offset Voltage Adjustment
Comparator with Hysterisis
R
R
2
1
V
–
+
S
V
V
S
O
100kΩ
–
+
V
O
TL072
R
R
1
2
10kΩ
10kΩ
+12V
V
= {R /(R +R )} V (max)
1 1 2 O
UL
RL = {R /(R +R )} V (min)
10kΩ
-12V
L
1
1
2
O
FN8162.2
September 15, 2005
16
X9119
Application Circuits (Continued)
Attenuator
Filter
C
V
+
–
S
R
V
R
R
2
O
1
–
+
R
V
O
V
S
3
R
2
R
4
R = R = R = R = 10kΩ
1
2
3
4
R
1
G
= 1 + R /R
2 1
V
= G V
S
O
O
fc = 1/(2πRC)
-1/2 ≤ G ≤ +1/2
Inverting Amplifier
Equivalent L-R Circuit
R
R
2
1
V
S
R
2
C
1
–
+
V
+
–
S
V
O
R
R
1
Z
IN
V
= G V
S
O
G = - R /R
2
1
3
Z
= R + s R (R + R ) C = R + s Leq
2 2 1 3 1 2
IN
(R + R ) >> R
1
3
2
Function Generator
C
R
R
1
2
–
+
–
+
R
R
}
}
A
B
frequency ∝ R , R , C
1
2
amplitude ∝ R , R
A
B
FN8162.2
September 15, 2005
17
X9119
PACKAGING INFORMATION
14-Lead Plastic, TSSOP, Package Code V14
.025 (.65) BSC
.169 (4.3)
.177 (4.5)
.252 (6.4) BSC
.193 (4.9)
.200 (5.1)
.041 (1.05)
.0075 (.19)
.0118 (.30)
.002 (.05)
.006 (.15)
.010 (.25)
Gage Plane
0° - 8°
Seating Plane
.019 (.50)
.029 (.75)
Detail A (20X)
.031 (.80)
.041 (1.05)
See Detail “A”
NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN8162.2
18
September 15, 2005
相关型号：
X9119TV14IZ
1024 Tap, Low Power, 2-Wire Interface, Digitally Controlled (XDCP™) Potentiometer; TSSOP14; Temp Range: See Datasheet
RENESAS
X9119TV14IZ-2.7
1024 Tap, Low Power, 2-Wire Interface, Digitally Controlled (XDCP™) Potentiometer; TSSOP14; Temp Range: See Datasheet
RENESAS
X9119TV14IZ-2.7T1
1024 Tap, Low Power, 2-Wire Interface, Digitally Controlled (XDCP™) Potentiometer; TSSOP14; Temp Range: See Datasheet
RENESAS
X9119TV14Z
1024 Tap, Low Power, 2-Wire Interface, Digitally Controlled (XDCP™) Potentiometer; TSSOP14; Temp Range: See Datasheet
RENESAS
X9119TV14Z-2.7
1024 Tap, Low Power, 2-Wire Interface, Digitally Controlled (XDCP™) Potentiometer; TSSOP14; Temp Range: See Datasheet
RENESAS
X9119TV14Z-2.7T1
100K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 1024 POSITIONS, PDSO14, 4.40 MM, ROHS COMPLIANT, PLASTIC, TSSOP-14
RENESAS
X9119TV14ZT1
100K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 1024 POSITIONS, PDSO14, 4.40 MM, ROHS COMPLIANT, PLASTIC, TSSOP-14
RENESAS
©2020 ICPDF网 联系我们和版权申明