ISL88017 [INTERSIL]
6-Pin Voltage Supervisors with Pin- Selectable Voltage Trip Points; 6脚电压监控电路,带有引脚可选电压跳变点型号: | ISL88017 |
厂家: | Intersil |
描述: | 6-Pin Voltage Supervisors with Pin- Selectable Voltage Trip Points |
文件: | 总7页 (文件大小:194K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
ISL88016, ISL88017
®
Data Sheet
December 22, 2006
FN6141.0
6-Pin Voltage Supervisors with Pin-
Selectable Voltage Trip Points
Features
• Pin-Selectable Single Voltage Monitoring Supervisors
The ISL88016, ISL88017 supervisors offer pin-selectable
voltage trip points along with popular functions such as
Power-on Reset control, Supply Voltage Supervision, and
Manual Reset assertion in a small 6 Ld TSOT-23 package.
• User Pin-Selectable Voltage Trip Points
- ISL88016: 1.60V to 2.85V in 50mV Steps
- ISL88017: 2.15V to 4.65V in 100mV Steps
• Reduce Inventory on Fixed Voltage Trip Point Options
• Manual Reset Capability
By connecting the three VSET pins to V , GND or floating,
DD
users can program the voltage trip point from 1.60V to 2.85V
in 50mV increments on the ISL88016 and from 2.15V to
4.65V in 100mV increments on the ISL88017. These user-
selectable reset threshold voltages are accurate to ±2% over
temperature and the reset signal is valid down to 1V.
• Proprietary TwinPin™ Combines Active-Low Reset Output
and Manual Reset Input Functions into One Pin
• Reset Signal Valid Down to V
DD
= 0.8V
• Voltage Threshold ±2% Accuracy Over Temp
• No External Components Necessary
• Immune to Power-Supply Transients
• Ultra Low 3µA Supply Current
Intersil’s proprietary TwinPin™ combines the active low reset
out with the manual reset input into one pin. This provides
device adjustability without sacrificing functionality. These
parts are specifically designed for low power consumption
and high threshold accuracy.
• Small 6 Ld TSOT-23 Pb-Free Plus Anneal Available
(RoHS Compliant)
Pinout
ISL88016, ISL88017
(6 LD TSOT-23)
TOP VIEW
Applications
• Process Control Systems
• Intelligent Instruments
V
1
2
3
6
5
4
RST/MR
VSET3
VSET2
DD
• Embedded Control Systems
• Computer Systems
ISL88016
ISL88017
GND
• Portable/Battery-Powered Equipment
• PDA and Hand-Held PC Devices
VSET1
Ordering Information
PART NUMBER
(Note)
PART
MARKING REEL
TAPE & PACKAGE
(Pb-Free)
PKG.
DWG. #
ISL88016IHTZ-T
ISL88017IHTZ-T
ISL88016IHTZ-TK
ISL88017IHTZ-TK
016Z
017Z
016Z
017Z
3k pcs 6 Ld TSOT-23 MDP0049
Tape & Reel
3k pcs 6 Ld TSOT-23 MDP0049
Tape & Reel
1k pcs 6 Ld TSOT-23 MDP0049
Tape & Reel
1k pcs 6 Ld TSOT-23 MDP0049
Tape & Reel
ISL88016/17EVAL1Z Evaluation Platform
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2006. All Rights Reserved
1
All other trademarks mentioned are the property of their respective owners.
ISL88016, ISL88017
Functional Block Diagrams
V
DD
RST/MR
PB
VSET1
VSET2
POR
VOLTAGE
SETTING
±
V
DD
V
REF
VSET3
GND
ISL88016
ISL88017
Product Features Table
FUNCTION
ISL88016
ISL88017
Active-Low Reset (RST)
Manual Reset Input (MR)
x
x
x
x
x
1.60V to 2.85V (50mV Increments) Pin-Selectable Voltage Trip Range
2.15V to 4.65V (100mV Increments) Pin-Selectable Voltage Trip Range
Pb-Free Package Option Available
x
x
x
Pin Descriptions
PIN
NAME
FUNCTION
1
V
Supply Voltage and Monitored Input. The V
pin is the IC power supply terminal and also the
DD
DD
monitored input. The voltage at this pin is compared against the programmed voltage trip point, V
.
TP
A reset is first asserted when the device is initially powered up to ensure that the power supply has
stabilized. Thereafter, reset is again asserted whenever V falls below V . The device is designed
DD
TH
with hysteresis to help prevent chattering due to noise and is immune to brief power-supply transients.
2
3
4
5
6
GND
VSET1
VSET2
VSET3
RST/MR
Ground.
Voltage Trip Point Select Pins 1, 2 and 3. These inputs are either tied either to GND or V
floating in various combinations to program the falling voltage trip point. See Voltage Trip Point Setting
Table on following page for programming configurations.
or left
DD
Proprietary TwinPin™ technology combines Active-Low Reset Output and Manual Reset Input
Functions into one pin. This dual function pin functions as both the reset output and a manual reset
input. The RST output pin has an integrated 100k pull-up resistor to V
that is pulled to GND (LOW)
DD
< programmed voltage trip point. The MR input is an active-low
when reset is asserted, V
DD
debounced input to which a user can connect a push-button to add manual reset capability.
FN6141.0
December 22, 2006
2
ISL88016, ISL88017
Power-On Reset Voltage Setting
V
TH
ISL88016
1.60
1.65
1.70
1.75
1.80
1.85
1.90
1.95
2.00
2.05
2.10
2.15
2.20
2.25
2.30
2.35
2.40
2.45
2.50
2.55
2.60
2.65
2.70
2.75
2.80
2.85
Reserved
ISL88017
2.15
2.25
2.35
2.45
2.55
2.65
2.75
2.85
2.95
3.05
3.15
3.25
3.35
3.45
3.55
3.65
3.75
3.85
3.95
4.05
4.15
4.25
4.35
4.45
4.55
4.65
Reserved
VSET1
GND
VSET2
GND
VSET3
GND
FLOAT
GND
GND
V
GND
GND
DD
GND
FLOAT
FLOAT
FLOAT
GND
FLOAT
GND
V
GND
DD
GND
V
V
V
GND
DD
DD
DD
FLOAT
GND
V
GND
DD
GND
GND
GND
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
V
GND
DD
GND
FLOAT
FLOAT
FLOAT
FLOAT
V
DD
GND
V
V
V
DD
DD
DD
FLOAT
V
DD
GND
GND
GND
V
V
V
V
V
V
V
V
V
DD
DD
DD
DD
DD
DD
DD
DD
DD
FLOAT
V
GND
DD
GND
FLOAT
FLOAT
FLOAT
FLOAT
V
DD
GND
V
V
V
DD
DD
DD
FLOAT
V
DD
FN6141.0
December 22, 2006
3
ISL88016, ISL88017
Absolute Maximum Ratings
Recommended Operating Conditions
Temperature Under Bias . . . . . . . . . . . . . . . . . . . . .-40°C to +125°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Voltage on Any Pin with Respect to GND . . . . . . . . . . .-1.0V to +7V
D.C. Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5mA
Lead Temperature (Soldering, 10s) . . . . . . . . . . . . . . . . . . . .+300°C
Temperature Range (Industrial). . . . . . . . . . . . . . . . .-40°C to +85°C
CAUTION: Absolute Maximum Ratings indicate limits beyond which permanent damage to the device and impaired reliability may occur. These are stress ratings
provided for information only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this
specification are not implied.
For guaranteed specifications and test conditions, see Electrical Specifications. The guaranteed specifications apply only for the test conditions listed. Some
performance characteristics may degrade when the device is not operated under the listed test conditions.
Electrical Specifications Over the recommended operating conditions unless otherwise specified.
SYMBOL
BIAS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
V
Supply Voltage Range
ISL88016 Supply Current
DD > V
1.6
5.5
6
V
DD
I
V
V
V
V
V
V
V
V
= 5.0V
= 3.3V
= 2.5V
= 1.8V
= 5.0V
= 3.3V
= 2.5V
= 2.25V
4.3
3.1
3.1
2.5
4.0
3.2
3.2
3.0
µA
µA
µA
µA
µA
µA
µA
µA
DD
DD
DD
DD
DD
DD
DD
DD
DD
V
TH
4.9
4.5
4.4
8.5
8.5
6.5
5.4
ISL88017 Supply Current
DD > V
V
TH
VOLTAGE THRESHOLD
Voltage Trip Point
V
V
See Power-On Reset Voltage
Setting Table on page 3
-2
+2
%
%
TH
DD
V
Hysteresis at VTH Input
Temperature = +25°C
1
THHYST
RESET
V
ISL88016 Reset Output Voltage Low
ISL88017 Reset Output Voltage Low
Reset Output Voltage High
V
V
V
< V
< V
Sinking 0.225mA
Sinking 0.225mA
0.20
0.20
0.5
0.5
V
V
OL
DD
DD
DD
TH,
TH,
TH
V
> V
V
V
OH
DD
t
POR Time-Out Delay
140
200
0.01
5
280
100
1
ms
µs
pF
POR
t
V
Low to Reset Asserted Delay
V
Open
DD
RST
TH
C
Load Capacitance on Reset Pin
LOAD
MANUAL RESET
V
MR Input Voltage
mV
µs
MR
t
MR Minimum Pulse Width
Integrated RST/MR Pull-Up Resistor
10
MR
R
100
kΩ
PU
VSET
I
VSET Current
µA
V
VSET
V
VSET Open Pin Voltage
VSET Input Voltage Low
VSET Input Voltage High
VSET = Open
0.5V
DD
VSET
V
0.1V
V
IL
DD
V
0.9 x V
V
IH
DD
FN6141.0
December 22, 2006
4
ISL88016, ISL88017
V
V
TH / POR
V
DD
1V
t
t
t
t
POR
POR
RST
POR
RST
MR
>t
MR
FIGURE 1. VOLTAGE MONITORING TIMING DIAGRAM
Principles of Operation
The ISL88016 and ISL88017 devices provides a low cost
solution for those voltage monitoring applications needing
supply voltage supervision with power reset control, and
manual reset assertion. By integrating these common
features along with three pins of Vth programming into a
small 6 Ld TSOT-23 package and using only 1µA of supply
current, the ISL88016 and ISL88017 devices can lower
system cost, reduce board space requirements, and
increase the reliability of a system while reducing inventory
overhead costs.
V
DD
RST/MR
GND
ISL88016
ISL88017
VSET3
VSET2
VSET1
FIGURE 2. SETTING V
USING VSET INPUTS
POR
Power-On Reset (POR)
Applying power to the ISL88016 and ISL88017 activates a
POR circuit which asserts reset once V = 1 V. (i.e., RST
Low Voltage Monitoring
DD
goes LOW). This provides several benefits:
During normal operation, the ISL88016 and ISL88017
monitor the voltage level of V . The device asserts a reset
DD
• It prevents the system microprocessor from starting to
operate with insufficient voltage.
(RST = LOW) if this voltage is less than the programmed
voltage trip point. The reset signal prevents system
operation during a power failure or brownout condition. This
• It prevents the processor from operating prior to
stabilization of the oscillator.
reset signal remains asserted until V
exceeds the voltage
DD
threshold setting for the reset time delay period t
Figure 1).
. (See
POR
• It ensures that the monitored device is held out of
operation until internal registers are properly loaded.
The ISL88016 and ISL88017 allow users to customize the
Power-On Reset voltage threshold level, which is the voltage
at which the reset is deasserted. The three VSET inputs are
• It allows time for an FPGA to download its configuration
prior to initialization of the circuit.
The reset signal remains asserted until V
rises above the
. This
POR
DD
minimum voltage sense level for time period t
either tied to V , GND or left open to program V . See
DD TH
the Power-On Reset Voltage Setting table on page 3 for
specific voltage configuration. Also see Figure 2 for a
schematic representation of the VSET pins being
programmed, noting the minimum necessary components
ensures that the V
voltage has stabilized.
DD
Optional V
de-coupling capacitance can be added to filter
DD
transients if needed.
for IC operation. Do not attempt to reprogram a V while
TH
the IC is biased.
FN6141.0
December 22, 2006
5
ISL88016, ISL88017
Manual Reset
The manual reset input (MR) allows the user to trigger a
reset by using a push-button switch. The MR input is an
active low debounced input. By connecting a push-button
directly from MR to ground, the designer adds manual
system reset capability (see Figure 3). Reset is asserted if
the MR pin is pulled low to less than 100mV for 10µs or
longer while the push-button is closed. After MR is released,
the reset outputs remain asserted for t
released.
(200ms) and then
POR
FIGURE 5. ISL88016/17EVAL1Z PHOTOGRAPH
ISL88016
ISL88017
RST/MR
PB
0.1
-0.1
-0.3
-0.5
-0.7
-0.9
-1.1
-1.3
TARGET 0%
88017_3.55V
88017_4.55V
88016_2.80V
88016_2.25V
88017_2.25V
FIGURE 3. CONNECTING A MANUAL RESET PUSH-BUTTON
Using the ISL88016/17EVAL1Z Platform
88016_1.75V
The ISL88016/17EVAL1Z platform is provided with both an
ISL88016 in the top and an ISL88017 in the bottom
-40 -30 -20 -10
0
10 25 35 45 55 65 75 85
positions. Each IC is default programmed to VSET1, VSET2
and VSET3 = FLOAT but provided with jumpers to change
the Vth level by individually connecting the three VSET pins
TEMPERATURE (°C)
FIGURE 6. SAMPLED V % TO TARGET OVER TEMP
TH
to either V
(1) or GND (0). To the left of the circuits is a
DD
VSET programming table for easy reference. Provide
adequate bias to V to deassert RESET signal. See
6.00
5.00
4.00
3.00
2.00
1.00
0.00
V
= 5V
DD
DD
Figure 4 for the ISL88016/17EVAL1Z schematic and
Figure 5 for its photograph.
V
= 2.5V
DD
V
= 1.8V
DD
V
= 3.3V
DD
-40 -30 -20 -10
0
10 25 35 45 55 65 75 85
TEMPERATURE (oC)
FIGURE 7. I
OVER TEMP
DD
204
203
202
201
200
199
198
197
196
195
194
193
V
= 5V
DD
V
= 3.3V
DD
FIGURE 4. ISL88016/17EVAL1Z SCHEMATIC
-40 -30 -20 -10
0
10
25
35
45
55
65
75
85
TEMPERATURE (o C)
FIGURE 8. t
OVER TEMP
POR
FN6141.0
December 22, 2006
6
ISL88016, ISL88017
TSOT Package Family
MDP0049
e1
D
TSOT PACKAGE FAMILY
A
SYMBOL
TSOT5
1.00
0.05
0.87
0.38
0.127
2.90
2.80
1.60
0.95
1.90
0.40
0.60
0.20
5
TSOT6
1.00
0.05
0.87
0.38
0.127
2.90
2.80
1.60
0.95
1.90
0.40
0.60
0.20
6
TSOT8
1.00
0.05
0.87
0.29
0.127
2.90
2.80
1.60
0.65
1.95
0.40
0.60
0.13
8
TOLERANCE
Max
6
4
N
A
A1
A2
b
±0.05
±0.03
E1
E
±0.07
2
3
c
+0.07/-0.007
Basic
0.15
2X
C
D
D
1
2
(N/2)
0.25
C
E
Basic
5
2X N/2 TIPS
e
E1
e
Basic
Basic
ddd
C A-B D
M
B
b
NX
e1
L
Basic
±0.10
L1
ddd
N
Reference
-
Reference
Rev. A 12/02
0.15
2X
C A-B
1
3
D
NOTES:
C
1. Plastic or metal protrusions of 0.15mm maximum per side are
not included.
A2
SEATING
PLANE
2. Plastic interlead protrusions of 0.15mm maximum per side are
not included.
A1
0.10
NX
C
3. This dimension is measured at Datum Plane “H”.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Index area - Pin #1 I.D. will be located within the indicated zone
(TSOT6 AND TSOT8 only).
6. TSOT5 version has no center lead (shown as a dashed line).
(L1)
H
A
GAUGE
PLANE
0.25
c
L
4° ±4°
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN6141.0
December 22, 2006
7
相关型号:
ISL88017IHTZ-T7A
6-Pin Voltage Supervisors with Pin-Selectable Voltage Trip Points; TSOT6; Temp Range: -40° to 85°C
RENESAS
ISL88021
Triple Voltage Monitor with Adjustable Power-On-Reset and Undervoltage/ Overvoltage Monitoring Capability
INTERSIL
ISL88021IU8FAZ
Triple Voltage Monitor with Adjustable Power-On-Reset and Undervoltage/ Overvoltage Monitoring Capability
INTERSIL
ISL88021IU8FCZ
Triple Voltage Monitor with Adjustable Power-On-Reset and Undervoltage/ Overvoltage Monitoring Capability
INTERSIL
ISL88021IU8FEZ
Triple Voltage Monitor with Adjustable Power-On-Reset and Undervoltage/ Overvoltage Monitoring Capability
INTERSIL
ISL88021IU8FFZ
Triple Voltage Monitor with Adjustable Power-On-Reset and Undervoltage/ Overvoltage Monitoring Capability
INTERSIL
ISL88021IU8HAZ
Triple Voltage Monitor with Adjustable Power-On-Reset and Undervoltage/ Overvoltage Monitoring Capability
INTERSIL
ISL88021IU8HAZ-TK
1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8, ROHS COMPLIANT, PLASTIC, MO-187AA, MSOP-8
RENESAS
ISL88021IU8HCZ
Triple Voltage Monitor with Adjustable Power-On-Reset and Undervoltage/ Overvoltage Monitoring Capability
INTERSIL
ISL88021IU8HCZ-TK
1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8, ROHS COMPLIANT, PLASTIC, MO-187AA, MSOP-8
RENESAS
©2020 ICPDF网 联系我们和版权申明