HA-5142_04 [INTERSIL]
Dual, 400kHz, Ultra-Low Power Operational Amplifier; 双通道， 400kHz的，超低功耗运算放大器
| 型号： | HA-5142_04 |
| 厂家： | 
Intersil |
| 描述： | Dual, 400kHz, Ultra-Low Power Operational Amplifier |
| 文件： | 总10页 (文件大小：762K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
HA-5142
®
November 16, 2004
FN2909.5
Dual, 400kHz, Ultra-Low
Features
Power Operational Amplifier
• Low Supply Current . . . . . . . . . . . . . . . . . . . . . 45µA/Amp
The HA-5142 ultra-low power operational amplifier provides
AC and DC performance characteristics similar to or better
than most general purpose amplifiers while only drawing
1/30 of the supply current of most general purpose
amplifiers. In applications which require low power
dissipation and good AC electrical characteristics, this
device offers the industry’s best speed/power ratio.
• Wide Supply Voltage Range Single . . . . . . . . . 3V to 30V
- or Dual . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±1.5V to ±15V
• High Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5V/µs
• High Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100kV/V
• Unity Gain Stable
The HA-5142 provides accurate signal processing by virtue
of its low input offset voltage (2mV), low input bias current
(45nA), high open loop gain (100kV/V) and low noise
(20nV/√Hz), for low power operational amplifiers. These
characteristics coupled with a 1.5V/µs slew rate and a
400kHz bandwidth make the HA-5142 ideal for use in low
power instrumentation, audio amplifier and active filter
designs. The wide range of supply voltages (3V to 30V) also
allow this amplifier to be very useful in low voltage battery
powered equipment. This device is also tested and
Applications
• Portable Instruments
• Meter Amplifiers
• Telephone Headsets
• Microphone Amplifiers
• Instrumentation
- For Further Design Ideas See Application Note 544
guaranteed at both ±15V and single ended +5V supplies.
Part Number Information
This amplifier is available with industry standard pinouts
which allow the HA-5142 to be interchangeable with most
other dual operational amplifiers. For military grade product
refer to the HA-5142/883 data sheet.
PART
NUMBER
TEMP. RANGE
o
( C)
PACKAGE PKG. DWG. #
8 Ld PDIP E8.3
8 Ld CERDIP F8.3A
HA3-5142-5
HA7-5142-2
0 to 75
-55 to 125
Pinout
HA-5142 (PDIP, CERDIP)
TOP VIEW
8
7
6
5
1
2
3
4
OUT1
-IN1
+IN1
V-
V+
OUT2
-IN2
1
-
+
2
-
+
+IN2
FN2912CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 1999, 2004. All Rights Reserved
1
All other trademarks mentioned are the property of their respective owners.
HA-5142
Schematic Diagram
V+
OUTPUT
V+
-IN
+IN
V-
2
HA-5142
Absolute Maximum Ratings
Thermal Information
o
o
Supply Voltage Between V+ and V- Terminals . . . . . . . . . . . . . 35V
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7V
Output Current . . . . . . . . . . . . . . . . . . . . . . . Short Circuit Protected
Thermal Resistance (Typical, Note 1)
8 Lead PDIP Package . . . . . . . . . . . . .
8 Lead CERDIP Package. . . . . . . . . . .
θ
( C/W)
θ
( C/W)
JA
JC
120
135
N/A
50
o
Maximum Junction Temperature (Hermetic Packages) . . . . . . .175 C
Maximum Junction Temperature (Plastic Packages) . . . . . . .150 C
Maximum Storage Temperature Range . . . . . . . . . -65 C to 150 C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300 C
o
Operating Conditions
o
o
Temperature Range
HA-5142-5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 C to 75 C
HA-5142-2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55 C to 125 C
o
o
o
o
o
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θ is measured with the component mounted on an evaluation PC board in free air.
JA
Electrical Specifications
R = 100Ω, C ≤ 10pF, Unless Otherwise Specified
S L
-2, -5
V+ = +5V, V- = 0V
-2, -5
V+ = +15V, V- = -15V
TEST
CONDITIONS
TEMP.
( C)
o
PARAMETER
INPUT CHARACTERISTICS
Offset Voltage
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
Note 11
25
Full
Full
25
-
2
-
6
8
-
2
-
6
8
mV
mV
-
-
o
Average Offset Voltage Drift
Bias Current
-
3
-
-
3
-
µV/ C
Note 11
Note 11
-
45
-
100
125
10
20
-
-
45
-
100
125
10
20
-
nA
nA
Full
25
-
-
Offset Current
-
0.3
-
-
0.3
-
nA
Full
Full
25
-
-
nA
Common Mode Range
0 to 3
-
±10
-
V
Differential Input Resistance
Input Noise Voltage
-
-
-
0.6
20
0.25
-
-
-
-
0.6
20
0.25
-
MΩ
f = 1kHz
f = 1kHz
25
-
-
nV/√Hz
pA/√Hz
Input Noise Current
25
-
-
TRANSFER CHARACTERISTICS
Large Signal Voltage Gain
Notes 2, 4
25
Full
Full
25
20
15
77
-
100
-
-
-
-
-
20
15
77
-
100
-
-
-
-
-
kV/V
kV/V
dB
Common Mode Rejection Ratio
Bandwidth
Note 7
105
0.4
105
0.4
Notes 2, 3
MHz
OUTPUT CHARACTERISTICS
Output Voltage Swing
Notes 2, 10
25
Full
25
1.0 to
3.8
0.7 to
4.2
-
-
-
±10
±10
-
±13
±13
24
-
-
-
V
V
1.2 to
3.5
0.9 to
4.0
Full Power Bandwidth
Notes 2, 4, 8
-
240
kHz
3
HA-5142
Electrical Specifications
R
= 100Ω, C ≤ 10pF, Unless Otherwise Specified (Continued)
S
L
-2, -5
-2, -5
V+ = +5V, V- = 0V
V+ = +15V, V- = -15V
TEST
CONDITIONS
TEMP.
( C)
o
PARAMETER
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
TRANSIENT RESPONSE (Notes 2, 3)
Rise Time
25
25
25
-
0.8
-
600
1.5
10
-
-
-
-
0.8
-
600
1.5
10
-
-
-
ns
V/µs
µs
Slew Rate
Note 6
Note 5
Settling Time
POWER SUPPLY CHARACTERISTICS
Supply Current
25
-
-
45
-
80
100
-
-
-
100
-
150
200
-
µA/Amp
µA/Amp
dB
Full
Full
Power Supply Rejection Ratio
NOTES:
Note 9
77
105
77
105
2. R = 50kΩ.
L
3. C = 50pF.
L
4. V = 1.4 to 2.5V for V
SUPPLY
= +5, 0V; V = ±10V for V = ±15V.
SUPPLY
O
O
5. Settling Time is specified to 0.1% of final value for a 3V output step and A = -1 for V
V
= +5V, 0V. Output step = 10V for V
SUPPLY
= ±15V.
SUPPLY
6. Maximum input slew rate = 10V/µs.
7. V
= 0 to 3V for V
= +5, 0V; V
= ±10V for V
= ±15V.
SUPPLY
CM
SUPPLY
CM
Slew Rate
8. Full Power Bandwidth is guaranteed by equation: FPBW = --------------------------- .
2πV
= ±15V.
PEAK
9. ∆V = +10V for V
SUPPLY
= +5, 0V; ∆V = ±5V for V
S
S
SUPPLY
10. For V
= +5, 0V terminate R at +2.5V. Typical output current is ±3mA.
SUPPLY
11. V = 1.4V for V
L
= +5V, 0V.
SUPPLY
O
4
HA-5142
Tes t Circuits and Waveforms
IN
+
-
OUT
50pF
50kΩ
FIGURE 1. SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT
INPUT
INPUT
OUTPUT
OUTPUT
+V
= +15V, -V
= -15V
+V
= +15V, -V
= -15V
SUPPLY
SUPPLY
SUPPLY
SUPPLY
Vertical Scale: Input = 5V/Div.; Output = 2V/Div.
Vertical Scale: Input = 100mV/Div.; Output = 50mV/Div.
Horizontal Scale: 2µs/Div.
Horizontal Scale: 2µs/Div.
LARGE SIGNAL RESPONSE
SMALL SIGNAL RESPONSE
INPUT
INPUT
OUTPUT
OUTPUT
+V
= +5V, -V
= 0V
+V
= +5V, -V
= 0V
SUPPLY
SUPPLY
SUPPLY
SUPPLY
Vertical Scale: Input = 2V/Div.; Output = 1V/Div.
Vertical Scale: Input = 100mV/Div.; Output = 50mV/Div.
Horizontal Scale: 5µs/Div.
Horizontal Scale: 5µs/Div.
LARGE SIGNAL RESPONSE
SMALL SIGNAL RESPONSE
5
HA-5142
o
Typical Performance Curves V = ±2.5V, T = 25 C, Unless Otherwise Specified
S
A
110
100
90
80
70
60
50
40
30
20
10
0
70
60
50
40
30
20
10
R
= 50kΩ
24
20
16
12
8
L
INPUT BIAS CURRENT
C
= 50pF
L
GAIN
0
20
40
60
PHASE
80
100
120
140
160
180
INPUT OFFSET CURRENT
4
-10
-60
-40
-20
0
20
40
60
o
80 100 120
1
10
100
1K
10K
100K
1M
TEMPERATURE ( C)
FREQUENCY (Hz)
FIGURE 2. OPEN LOOP FREQUENCY RESPONSE
FIGURE 3. INPUT OFFSET CURRENT AND BIAS CURRENT
vs TEMPERATURE
o
o
o
o
1.6
100
R
C
= 50kΩ
L
L
R
= 50kΩ
L
BANDWIDTH
= 50pF
1.4
1.2
1.0
0.8
0.6
0.4
SLEW RATE
80
0.4
0.3
60
PHASE MARGIN
BANDWIDTH
40
0.2
0.1
o
20
0
o
0
±1
±2
±3
±4
±5
±6
±7
±8
±9 ±10
10
100
LOAD CAPACITANCE (pF)
1000
SUPPLY VOLTAGE (V)
FIGURE 4. BANDWIDTH AND PHASE MARGIN vs LOAD
CAPACITANCE
FIGURE 5. NORMALIZED AC PARAMETERS vs SUPPLY
VOLTAGE
14
R
C
= 50kΩ
R
= 50kΩ
L
L
1.2
1.1
1.0
0.9
0.8
0.7
0.6
L
V
= +15V
SUPPLY
= 50pF
12
10
8
SLEW RATE
V
= +10V
SUPPLY
6
BANDWIDTH
V
V
= +5V
= +3V
SUPPLY
SUPPLY
4
2
V
= +2.5V
SUPPLY
0
-60 -40 -20 -10
0
20 40
60 80 100 120
1K
10K
100K
1M
o
FREQUENCY (Hz)
TEMPERATURE ( C)
FIGURE 6. OUTPUT VOLTAGE SWING vs FREQUENCY AND
SINGLE SUPPLY VOLTAGE
FIGURE 7. NORMALIZED AC PARAMETERS vs
TEMPERATURE
6
HA-5142
o
Typical Performance Curves V = ±2.5V, T = 25 C, Unless Otherwise Specified
(Continued)
S
A
10,000
1000
100
10
16
14
12
10
8
V
V
= +20V
= +10V
SUPPLY
1000
NOISE CURRENT
NOISE VOLTAGE
SUPPLY
100
10
6
V
= +5V
= +3V
SUPPLY
SUPPLY
4
2
1
V
1
10
100
1K
10K
100K
FREQUENCY (Hz)
100
1K
10K
100K
FIGURE 8. INPUT NOISE vs FREQUENCY
FIGURE 9. MAXIMUM OUTPUT VOLTAGE SWING vs LOAD
RESISTANCE AND SINGLE SUPPLY VOLTAGE
140
80
70
60
V
S
= +30V
S
120
100
80
60
40
20
0
V
= +5V
50
-PSRR
40
30
20
10
V
= +2V
S
V
= +3V
S
+PSRR, CMRR
10
100
1K
10K
100K
1M
-60
-40 -20
0
20
40
60
o
80 100 120 140
FREQUENCY (Hz)
TEMPERATURE ( C)
FIGURE 10. PSRR AND CMRR vs FREQUENCY
FIGURE 11. POWER SUPPLY CURRENT vs TEMPERATURE
AND SINGLE SUPPLY VOLTAGE
-140
-120
-100
100kΩ
1kΩ
-80
-60
-40
-
V
O1
+
1kΩ
1kΩ
V
100 V
O2
100kΩ
-----------------------
C
= 20 LOG
S
O1
-
V
O2
+
-20
0
1kΩ
100
1K
10K
100K
FREQUENCY (Hz)
FIGURE 12. CHANNEL SEPARATION vs FREQUENCY
7
HA-5142
Die Characteris tics
DIE DIMENSIONS:
TRANSISTOR COUNT:
104 mils x 55 mils x 19 mils
72
2650µm x 1400µm x 483µm
SUBSTRATE POTENTIAL (POWERED UP):
METALLIZATION:
V-
Type: Al, 1% Cu
Thickness: 16kÅ ±2kÅ
PROCESS:
Bipolar/JFET Dielectric Isolation
PASSIVATION:
Type: Nitride (Si N ) over Silox (SiO , 5% Phos.)
3
4
2
Silox Thickness: 12kÅ ±2kÅ
Nitride Thickness: 3.5kÅ ±1.5kÅ
Metallization Mas k Layout
HA-5142
V-
+IN1
-IN1
OUT1
+IN2
-IN2
OUT2
NC
V+
8
HA-5142
Dual-In-Line Plas tic Packages (PDIP)
E8.3 (JEDEC MS-001-BA ISSUE D)
N
8 LEAD DUAL-IN-LINE PLASTIC PACKAGE
E1
INDEX
AREA
INCHES
MILLIMETERS
1 2
3
N/2
SYMBOL
MIN
MAX
0.210
-
MIN
-
MAX
5.33
-
NOTES
-B-
-C-
A
A1
A2
B
-
4
-A-
D
E
0.015
0.115
0.014
0.045
0.008
0.355
0.005
0.300
0.240
0.39
2.93
0.356
1.15
0.204
9.01
0.13
7.62
6.10
4
BASE
PLANE
0.195
0.022
0.070
0.014
0.400
-
4.95
0.558
1.77
0.355
10.16
-
-
A2
A
-
SEATING
PLANE
L
C
L
B1
C
8, 10
D1
B1
eA
-
A
A
1
D1
e
D
5
eC
C
B
eB
D1
E
5
0.010 (0.25) M
C
B S
0.325
0.280
8.25
7.11
6
NOTES:
E1
e
5
1. Controlling Dimensions: INCH. In case of conflict between
0.100 BSC
0.300 BSC
2.54 BSC
7.62 BSC
-
English and Metric dimensions, the inch dimensions control.
e
e
6
A
B
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
-
0.430
0.150
-
10.92
3.81
7
3. Symbols are defined in the “MO Series Symbol List” in Section
2.2 of Publication No. 95.
L
0.115
2.93
4
9
4. Dimensions A, A1 and L are measured with the package seated
N
8
8
in JEDEC seating plane gauge GS-3.
Rev. 0 12/93
5. D, D1, and E1 dimensions do not include mold flash or protru-
sions. Mold flash or protrusions shall not exceed 0.010 inch
(0.25mm).
e
6. E and
pendicular to datum
7. e and e are measured at the lead tips with the leads uncon-
are measured with the leads constrained to be per-
A
-C-
.
B
C
strained. e must be zero or greater.
C
8. B1 maximum dimensions do not include dambar protrusions.
Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3,
E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch
(0.76 - 1.14mm).
9
HA-5142
Ceramic Dual-In-Line Frit Seal Packages (CERDIP)
c1 LEAD FINISH
F8.3A MIL-STD-1835 GDIP1-T8 (D-4, CONFIGURATION A)
8 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE
-D-
E
-A-
INCHES
MIN
MILLIMETERS
BASE
(c)
METAL
SYMBOL
MAX
0.200
0.026
0.023
0.065
0.045
0.018
0.015
0.405
0.310
MIN
-
MAX
5.08
0.66
0.58
1.65
1.14
0.46
0.38
10.29
7.87
NOTES
b1
A
b
-
-
M
M
(b)
0.014
0.014
0.045
0.023
0.008
0.008
-
0.36
0.36
1.14
0.58
0.20
0.20
-
2
-B-
b1
b2
b3
c
3
SECTION A-A
bbb
C A - B
D
D
S
S
S
-
4
BASE
PLANE
Q
A
2
-C-
SEATING
PLANE
c1
D
3
L
α
5
S1
b2
eA
A A
e
E
0.220
5.59
5
b
C A - B
eA/2
C A - B
c
e
0.100 BSC
2.54 BSC
-
eA
eA/2
L
0.300 BSC
0.150 BSC
7.62 BSC
3.81 BSC
-
ccc
D
aaa
D
S
M
S
S
M
S
-
NOTES:
0.125
0.200
0.060
-
3.18
5.08
1.52
-
-
1. Index area: A notch or a pin one identification mark shall be locat-
ed adjacent to pin one and shall be located within the shaded
area shown. The manufacturer’s identification shall not be used
as a pin one identification mark.
Q
0.015
0.005
0.38
0.13
6
S1
7
o
o
o
o
90
105
90
105
-
α
aaa
bbb
ccc
M
2. The maximum limits of lead dimensions b and c or M shall be
measured at the centroid of the finished lead surfaces, when
solder dip or tin plate lead finish is applied.
-
-
-
-
0.015
0.030
0.010
0.0015
-
-
-
-
0.38
0.76
0.25
0.038
-
-
3. Dimensions b1 and c1 apply to lead base metal only. Dimension
M applies to lead plating and finish thickness.
-
2, 3
8
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a
partial lead paddle. For this configuration dimension b3 replaces
dimension b2.
N
8
8
Rev. 0 4/94
5. This dimension allows for off-center lid, meniscus, and glass
overrun.
6. Dimension Q shall be measured from the seating plane to the
base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
10
相关型号：
©2020 ICPDF网 联系我们和版权申明