HT9032 [HOLTEK]
Calling Line Identification Receiver; 主叫线路识别接收器
| 型号： | HT9032 |
| 厂家： | 
HOLTEK SEMICONDUCTOR INC |
| 描述： | Calling Line Identification Receiver |
| 文件： | 总10页 (文件大小：197K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
HT9032
Calling Line Identification Receiver
Features
·
HT9032B/C/D operating voltage: 3.5V~5.5V
·
·
·
Power down mode
High input sensitivity
HT9032F operating voltage: 3.0V~5.5V
Bell 202 FSK and V.23 demodulation
Ring detection input and output
Carrier detection output
·
·
·
HT9032C: 16-pin DIP/SOP package
HT9032B/F-A: 8-pin DIP package
HT9032D/F-B: 8-pin SOP package
Applications
·
·
·
Feature phones
Caller ID adjunct boxes
Fax and answering machines
·
·
Computer telephony interface products
ADSI products
General Description
The HT9032 calling line identification receiver
is a low power CMOS integrated circuit de-
signed for receiving physical layer signals tran-
smitted according to Bellcore TR-NWT-000030
and ITU-T V.23 specifications. The primary ap-
plication of this device is for products used to
receive and display the calling number, or mes-
sage waiting indicator sent to subscribers from
the central office facilities. The device also pro-
vides a carrier detection circuit and a ring de-
tection circuit for easier system applications.
1
April 6, 2000
HT9032
Block Diagram
T
I
P
B
a
n
d
P
a
s
s
D
e
m
o
d
u
l
a
t
o
r
F
i
l
t
e
r
R
I
N
G
D
O
U
T
C
V
a
l
i
d
D
a
t
a
P
D
W
N
D
e
t
e
c
t
i
o
n
D
O
U
E
T
P
o
w
e
r
U
p
C
D
T
L
o
g
i
c
R
T
I
M
E
I
n
t
e
r
n
a
l
P
o
w
e
r
U
p
L
o
g
i
c
R
D
E
T
1
R
D
E
T
R
i
n
g
R
D
E
T
2
A
n
a
l
y
s
i
s
C
i
r
c
u
i
t
V
D
D
X
X
1
2
R
e
f
e
r
e
n
c
C
e
l
o
c
k
V
o
l
t
a
g
e
G
e
n
e
r
a
t
o
r
V
S
S
Pin Assignment
V
D
D
D
T
I
P
1
2
3
4
5
6
7
8
1
1
1
1
1
1
1
6
5
4
3
2
1
0
O
O
U
U
T
T
C
R
I
N
G
R
R
D
D
E
E
T
T
1
2
D
C
R
D
D
E
E
T
T
N
C
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
V
D
D
D
X
X
1
2
T
I
P
D
O
U
T
O
U
T
R
I
N
G
N
X
C
V
D
D
R
T
I
M
E
P
D
W
N
1
2
P
D
W
N
T
I
P
X
X
1
2
V
P
S
D
S
V
S
S
9
X
V
S
S
R
I
N
G
W
N
H
T
9
0
3
2
B
H
T
9
0
3
2
C
H
T
9
0
3
2
D
8
D
I
P
1
6
D
I
P
/
S
O
P
8
S
O
P
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
V
D
D
1
D
C
X
D
E
T
T
I
P
D
O
U
T
O
D
U
T
1
S
D
R
I
N
G
V
D
D
P
D
W
N
T
I
P
C
X
E
T
V
P
S
V
S
S
R
I
N
G
W
N
H
T
9
0
3
2
F
-
A
H
T
9
0
3
2
F
-
B
8
D
I
P
8
S
O
P
2
April 6, 2000
HT9032
Pin Description
Pin Name I/O
Power Inputs
Description
VDD
VSS
Power-VDD is the input power for the internal logic.
Ground-VSS is ground connection for the internal logic.
¾
¾
A logic ²1² on this pin puts the chip in power down mode. When a logic ²0² is on
this pin, the chip is activated. This is a schmitt trigger input.
PDWN
I
Clock
A crystal or ceramic resonator should be connected to this pin and X2.
This pin may be driven from an external clock source.
X1
X2
I
O
A crystal or ceramic resonator should be connected to this pin and X1.
Ring Detections
It detects ring energy on the line through an attenuating network and enables
the oscillator and ring detection. This is a schmitt trigger input.
RDET1
RDET2
I
I
It couples the ring signal to the precision ring detector through an attenuating
=²0² if a valid ring signal is detected. This is a schmitt trigger in-
network. RDET
put.
An RC network may be connected to this pin in order to hold the pin voltage be-
low 2.2V between the peaks of the ringing signal. This pin controls internal
RTIME
I/O power up and activates the partial circuitry needed to determine whether the
incoming ring is valid or not. The input is a schmitt trigger input. The output
cell structure is an NMOS output.
FSK Signal Inputs
This input pin is connected to the tip side of the twisted pair wires. It is inter-
TIP
I
nally biased to 1/2 VDD when the device is in power up mode. This pin must be
DC isolated from the line.
This input pin is connected to the ring side of the twisted pair wires. It is inter-
nally biased to 1/2 VDD when the device is in power up mode. This pin must be
DC isolated from the line.
RING
I
Detection Results
This open drain output goes low when a valid ringing signal is detected. When
connected to PDWN pin, this pin can be used for auto power up.
RDET
CDET
O
O
This open drain output goes low indicating that a valid carrier is present on the
line. A hysteresis is built-in to allow for a momentary drop out of the carrier.
When connected to PDWN pin, this pin can be used for auto power up.
This pin presents the output of the demodulator whenever CDET pin is low.
This data stream includes the alternate ²1² and ²0² pattern, the marking, and
the data. At all other times, this pin is held high.
DOUT
O
3
April 6, 2000
HT9032
Pin Name I/O
Description
This output presents the output of the demodulator whenever CDET pin is low
and when an internal validation sequence has been successfully passed. This
data stream does not include the alternate ²1² and ²0² pattern. This pin is al-
ways held high.
DOUTC
O
Absolute Maximum Ratings
Voltages are referenced to VSS, except where noted.
Supply Voltage..............................-0.5V to 6.0V
Operating Temperature Range.......0°C to 70°C
All Input Voltages ....................................25mW
Storage Temperature Range .....-40°C to 150°C
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maxi-
mum Ratings² may cause substantial damage to the device. Functional operation of this device
at other conditions beyond those listed in the specification is not implied and prolonged expo-
sure to extreme conditions may affect device reliability.
D.C. Characteristics
Crystal=3.58MHz, Ta=0~70°C
Test Conditions
Conditions
9032B/C/D
9032F
Symbol
Parameter
Min. Typ. Max. Unit
VDD
VDD
Supply Voltage
Supply Current
Supply Current
3.5
3.0
¾
5
5
5.5
5.5
5
V
V
¾
IDD1
5V PDWN=0 (3.58MHz OSC on)
PDWN=1 and RTIME=0
(3.58MHz OSC on and
3.2
mA
IDD2
5V
1.9
2.5
mA
¾
internal circuits
partially on)
PDWN=1 and RTIME=1
5V
ISTBY
Standby Current
1
¾
¾
mA
(3.58MHz OSC off)
VIL
VIH
IOL
IOH
VDD
VDD
VDD
VDD
Input Voltage Logic 0
Input Voltage Logic 1
Output Voltage Logic 0
Output Voltage Logic 1
5V
5V
5V
5V
0.2V
¾
¾
¾
¾
¾
¾
¾
¾
0.8V
I
OL=1.6mA
OH=0.8mA
0.1V
¾
I
0.9V
Input Leakage Current,
All Inputs
IIN
5V
1
¾
-1
¾
mA
Input Low Threshold
Voltage
VT-
5V RDET1, RTIME, PDWN
2.0
2.3
2.6
V
4
April 6, 2000
HT9032
Test Conditions
Conditions
Symbol
Parameter
Min. Typ. Max. Unit
VDD
Input High Threshold
Voltage
VT+
5V RDET1, RTIME, PDWN
2.5
2.75
3.0
V
VTRDET2 Input Threshold Voltage 5V RDET2
RIN
1.0
1.1
1.2
V
Input DC Resistance
5V TIP, RING
500
¾
¾
kW
T
R
R
R
I
P
V
D
D
I
D
D
T
N
G
D
O
U
T
C
0
m
. F 1
E
E
T
T
1
2
D
O
U
T
C
R
D
D
E
E
T
T
R
P
V
I
M
E
D
S
W
N
X
X
1
2
S
3
1
.
5
8
M
H
z
H
T
9
0
3
2
C
~
0
W
M
3
0
p
F
S
u
p
p
l
y
c
u
r
r
e
n
t
t
e
s
t
i
n
g
:
A
l
l
,
e
x
c
e
p
t
P
u
n
w
5
April 6, 2000
HT9032
A.C. Characteristics - FSK Detection
VSS=0V, Crystal=3.58MHz, Ta=0 to 70°C, 0dBm=0.7746Vrms @ 600W
Test Conditions
Symbol
Parameter
Min.
Typ.
Max.
Unit
VDD
5V
Conditions
Input Sensitivity: TIP,
RING
dBm
dB
-40
-45
¾
¾
S/N
Signal to Noise Ratio
5V
20
¾
Band Pass Filter
60Hz
550Hz
-64
-4
Frequency Response
5V Relative to 1700Hz @
0dBm
dB
¾
¾
2700Hz
3300Hz
-3
-34
Carrier Detect Sensitivity 5V
Oscillator Start Up Time 5V
dBm
ms
¾
¾
-48
¾
¾
tDOSC
tSUPD
2
¾
¾
Power Up to FSK Signal
Set Up Time
5V
15
¾
8
ms
ms
ms
¾
14
¾
¾
¾
¾
Carrier Detect
5V
tDAQ
¾
¾
Acquisition Time
End of Data to Carrier
5V
tDCH
Detect High
2
S
e
c
0
.
5
S
e
c
0
.
5
S
e
c
0
1
0
1
0
1
1
.
.
D
A
T
A
R
i
n
g
S
i
g
n
a
l
t
D
O
S
C
R
T
I
M
E
R
C
D
D
E
T
t
S
U
P
D
P
D
W
N
E
T
t
D
C
H
t
D
A
Q
D
O
U
T
R
a
w
D
A
T
A
D
O
U
T
C
C
o
o
k
e
d
D
A
T
A
X
1
3
.
5
8
M
H
z
6
April 6, 2000
HT9032
Functional Description
·
·
The HT9032 is designed to be the physical layer
demodulator for products targeted for the caller
ID market. The data signaling interface should
conform to Bell 202, which is described as fol-
lows:
Logical 0 (Space)=2100Hz
Transmission rate=1200bps
Since the band pass filter of the HT9032 can
pass the V.23 signal, hence the HT9032 also can
demodulate the V.23 signal.
·
Analog, phase coherent, frequency shift keying
·
Ring detection
Logical 1 (Mark)=1200+/-12Hz
·
Logical 0 (Space)=2200+/-22Hz
The data will be transmitted in the silent pe-
riod between the first and second power ring be-
fore a voice path is established. The HT9032
should first detect a valid ring and then per-
form the FSK demodulation. The typical ring
detection circuit of the HT9032 is depicted be-
low. The power ring signal is first rectified
through a bridge circuit and then sent to a re-
sistor network that attenuates the incoming
power ring. The values of resistors and capaci-
tor given in the figure have been chosen to pro-
vide a sufficient voltage at RDET1 pin to turn
on the Schmitt Trigger input with approxi-
mately a 40 Vrms or greater power ring input
from tip and ring. When VT+ of the Schmitt is
exceeded, the NMOS on the pin RTIME will be
driven to saturation discharging capacitor on
RTIME. This will initialize a partial power up,
with only the portions of the part involved with
the ring signal analysis enabled, including
RDET2 pin. With RDET2 pin enabled, a portion
of the power ring above 1.2V is fed to the ring
analysis circuit. Once the ring signal is quali-
fied, the RDET pin will be sent low.
·
Transmission rate=1200bps
·
Data application=serial, binary,
asynchronous
The interface should be arranged to allow sim-
ple data transmission from the terminating
central office, to the CPE (Customer Premises
Equipment), only when the CPE is in an
on-hook state. The data will be transmitted in
the silent period between the first and second
power ring before a voice path is established.
The transmission level from the terminating
C.O. will be -13.5dBm+/-1.0. The worst case at-
tenuation through the loop is expected to be
-20dB. The receiver therefore, should have a
sensitivity of approximately -34.5dBm to han-
dle the worst case installations. The ITU-T V.23
is also using the FSK signaling scheme to
transmit data in the general switched tele-
phone network. For mode 2 of the V.23, the
modulation rate and characteristic frequencies
are listed below:
·
Analog, phase coherent, frequency shift keying
·
Logical 1 (Mark)=1300Hz
P
R
D
W
N
2
7
W
0
k
T
I
M
E
V
D
D
P
o
w
e
r
U
p
L
o
g
i
c
0
m
. F 2
I
n
t
e
r
n
a
l
P
o
w
e
r
U
p
4
7
W
0
k
R
D
E
T
1
T
o
L
o
g
i
c
B
r
i
d
g
e
1
1
8
5
W
W
k
k
R
D
E
T
R
D
E
T
2
R
i
n
g
A
n
a
l
y
s
i
s
C
i
r
c
u
i
t
1
.
2
V
7
April 6, 2000
HT9032
Operation mode
There are three operation modes of the HT9032. They are power down mode, partial power up mode,
and power up mode. The three modes are classified by the following conditions:
Current
Consumption
Modes
Conditions
Power down
Partial power up
Power up
PDWN=²1² and RTIME=²1²
PDWN=²1² and RTIME=²0²
PDWN=²0²
<1mA
1.9mA typically
3.2mA typically
Normally, the PDWN pin and the RTIME pin
control the operation mode of the HT9032.
When both pins are HIGH, the HT9032 is set at
the power down mode, consuming less than 1mA
of supply current. When a valid power ring ar-
rives, the RTIME pin will be driven below VT-
and the portions of the part involved in the ring
signal analysis are enabled. This is partial
power up mode, consuming approximately
1.9mA typically. Once the PDWN pin is below
VT-, the part will be fully powered up, and ready
to receive FSK. During this mode, the device
current will increase to approximately 3.2mA
(typ). The state of the RTIME pin is now a
²don¢t care² as far as the part is concerned. Af-
ter the FSK message has been received, the
PDWN pin can be allowed to return to VDD and
the part will return to the power down mode.
Application Circuits
Application circuit 1
T
I
P
V
D
D
0
0
.
.
m
m
F
F
2
2
~
~
H
T
1
0
5
0
0
.
m
0
F
1
2
0
W
0
k
9
V
0
m
. F 1
4
7
W
0
k
R
I
N
G
T
R
I
P
0
.
m
0
F
1
2
0
W
0
k
V
D
D
I
N
G
D
O
U
T
1
1
8
5
W
W
k
k
m
C
P
V
D
S
W
N
X
X
1
2
3
1
.
5
8
M
H
z
S
0
W
M
H
T
9
0
3
2
B
/
D
3
0
p
F
3
0
p
F
8
April 6, 2000
HT9032
Application circuit 2
T
I
P
V
D
D
0
0
.
.
m
m
F
F
2
2
~
~
H
T
1
0
5
0
0
.
m
0
F
1
2
0
W
0
k
9
V
0
m
. F 1
4
7
W
0
k
2
0
W
k
2
0
W
k
R
I
N
G
V
D
D
T
R
R
R
I
P
0
.
m
0
F
1
2
0
W
0
k
D
O
U
T
C
I
D
D
N
G
D
O
U
T
E
E
T
T
1
2
C
R
D
D
E
E
T
T
m
C
1
8
W
W
k
V
D
D
R
P
V
T
I
M
E
D
S
W
N
1
5
k
X
X
1
2
3
1
.
5
8
M
H
z
2
7
W
0
k
S
0
W
M
H
T
9
0
3
2
C
0
m
. F 2
3
0
p
F
3
0
p
F
Application circuit 3
T
I
P
V
D
D
0
0
.
.
m
m
F
F
2
2
~
~
H
T
1
0
5
0
0
.
m
0
F
1
2
0
W
0
k
9
V
0
m
. F 1
4
7
W
0
k
2
0
W
k
R
I
N
G
T
R
I
P
0
.
m
0
F
1
2
0
W
0
k
V
D
D
I
N
G
D
O
U
T
1
1
8
5
W
W
k
k
m
C
C
D
E
T
P
V
D
S
W
N
X
1
3
1
.
5
8
M
H
z
S
0
W
M
H
T
9
0
3
2
F
3
0
p
F
3
0
p
F
9
April 6, 2000
HT9032
Holtek Semiconductor Inc. (Headquarters)
No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.
Tel: 886-3-563-1999
Fax: 886-3-563-1189
Holtek Semiconductor Inc. (Taipei Office)
5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.
Tel: 886-2-2782-9635
Fax: 886-2-2782-9636
Fax: 886-2-2782-7128 (International sales hotline)
Holtek Semiconductor (Hong Kong) Ltd.
RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong
Tel: 852-2-745-8288
Fax: 852-2-742-8657
Copyright ã 2000 by HOLTEK SEMICONDUCTOR INC.
The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek
assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are
used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications
will be suitable without further modification, nor recommends the use of its products for application that may pres-
ent a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior
notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.
10
April 6, 2000
相关型号：
©2020 ICPDF网 联系我们和版权申明