MB88151APNF-G-801-JNEFE1

更新时间:2024-09-18 06:45:59
品牌:FUJITSU
描述:Spread Spectrum Clock Generator

MB88151APNF-G-801-JNEFE1 概述

Spread Spectrum Clock Generator 扩频时钟发生器

MB88151APNF-G-801-JNEFE1 数据手册

通过下载MB88151APNF-G-801-JNEFE1数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。

PDF下载
FUJITSU SEMICONDUCTOR  
DATA SHEET  
DS04-29127-1E  
ASSP  
Spread Spectrum Clock Generator  
MB88151A  
DESCRIPTION  
MB88151A is a clock generator for EMI (Electro Magnetic Interference) reduction. The peak of unnecessary  
radiation noise (EMI) can be attenuated by making the oscillation frequency slightly modulate periodically with  
the internal modulator. It corresponds to both of the center spread which modulates frequency in modulation off  
as Middle Centered and down spread which modulates so as not to exceed frequency in modulation off.  
FEATURES  
MB88151A-  
100/101  
(multiply-by-1)  
MB88151A-  
200/201  
(multiply-by-2)  
MB88151A-  
400/401  
(multiply-by-4)  
MB88151A-  
500/501  
(multiply-by-1/2)  
MB88151A-  
800/801  
(multiply-by-8)  
Input  
frequency/  
Output  
16.6 MHz to 33.4 MHz/ 16.6 MHz to 33.4 MHz/ 16.6 MHz to 33.4 MHz/ 16.6 MHz to 33.4 MHz/  
16.6 MHz to 33.4 MHz 33.2 MHz to 66.8 MHz 66.4 MHz to 133.6 MHz 8.3 MHz to 16.7 MHz  
8.3 MHz to 16.7 MHz  
66.4 MHz to 133.6 MHz  
frequency  
Modulation  
clock  
cycle-cycle  
jitter  
Less than100 ps  
Less than 100 ps  
Less than 150 ps  
Less than 200 ps  
Less than 150 ps  
• Modulation rate : 0.5%, 1.5% (Center spread), 1.0%, 3.0% (Down spread)  
• Equipped with oscillation circuit : Range of oscillation 8.3 MHz to 33.4 MHz  
• Modulation clock output Duty : 40% to 60%  
• Low current consumption by CMOS process : 5 mA (24 MHz : Typ-sample, no load)  
• Power supply voltage : 3.3 V 0.3 V  
• Operating temperature : 40 °C to + 85 °C  
• Package : SOP 8-pin  
Copyright©2007 FUJITSU LIMITED All rights reserved  
MB88151A  
PRODUCT LINEUP  
MB88151A has five kinds of multiplication type.  
Product  
Input frequency range  
16.6 MHz to 33.4 MHz  
8.3 MHz to 16.7 MHz  
Multiplier ratio  
Multiply-by-1  
Multiply-by-2  
Multiply-by-4  
Multiply-by-1/2  
Multiply-by-8  
Output frequency range  
16.6 MHz to 33.4 MHz  
33.2 MHz to 66.8 MHz  
66.4 MHz to 133.6 MHz  
8.3 MHz to 16.7 MHz  
66.4 MHz to 133.6 MHz  
MB88151A-100/101  
MB88151A-200/201  
MB88151A-400/401  
MB88151A-500/501  
MB88151A-800/801  
PIN ASSIGNMENT  
TOP VIEW  
XIN  
1
2
3
4
8
7
6
5
XOUT  
V
SS  
VDD  
MB88151A  
SEL0  
SEL1  
ENS/XPD  
CKOUT  
FPT-8P-M02  
PIN DESCRIPTION  
Pin name  
XIN  
I/O  
I
Pin no.  
Description  
1
2
3
4
5
Resonator connection pin/clock input pin  
GND pin  
VSS  
I
SEL0  
SEL1  
CKOUT  
Modulation rate setting pin  
Modulation rate setting pin  
Modulated clock output pin  
I
O
Modulation enable setting pin (with pull-up resistance)/  
Power down pin (with pull-up resistor)*  
ENS/XPD  
I
6
VDD  
7
8
Power supply voltage pin  
Resonator connection pin  
XOUT  
O
* : XPD = 800 kpull-up resistor at “L”  
2
MB88151A  
I/O CIRCUIT TYPE  
Pin  
Circuit type  
Remarks  
CMOS hysteresis input  
SEL0,  
SEL1  
CMOS hysteresis input with 50 kΩ +  
800 k(Typ) pull-up resistors  
50 k  
800 kΩ  
Note : If “L” is input to XPD when the  
XPD function is selected, 50 kΩ  
pull-up resistor is disconnected.  
ENS  
• CMOS output  
• IOL = 4 mA  
CKOUT  
Note : For XIN and XOUT pins, refer to “OSCILLATION CIRCUIT”.  
3
MB88151A  
HANDLING DEVICES  
Preventing Latch-up  
A latch-up can occur if, on this device, (a) a voltage higher than VDD or a voltage lower than VSS is applied to an  
input or output pin or (b) a voltage higher than the rating is applied between VDD pin and VSS pin. The latch-up,  
if it occurs, significantly increases the power supply current and may cause thermal destruction of an element.  
When you use this device, be very careful not to exceed the maximum rating.  
Handling unused pins  
Do not leave an unused input pin open, since it may cause a malfunction. Handle by, using a pull-up or  
pull-down resistor.  
Unused output pin should be opened.  
The attention when the external clock is used  
Input the clock to XIN pin, and XOUT pin should be opened when you use the external clock.  
Please pay attention so that an overshoot and an undershoot do not occur to an input clock of XIN pin.  
Power supply pins  
Please design connecting the power supply pin of this device by as low impedance as possible from the current  
supply source.  
We recommend connecting electrolytic capacitor (about 10 µF) and the ceramic capacitor (about 0.01 µF) in  
parallel between VSS pin and VDD pin near the device, as a bypass capacitor.  
Oscillation circuit  
Noise near the XIN and XOUT pins may cause the device to malfunction. Design printed circuit boards so that  
electric wiring of XIN or XOUT pin and the resonator do not intersect other wiring.  
Design the printed circuit board that surrounds the XIN and XOUT pins with ground.  
4
MB88151A  
BLOCK DIAGRAM  
VDD  
Modulation rate  
setting  
SEL1  
SEL0  
Modulation rate  
setting  
PLL block  
CKOUT  
Modulation enable setting/  
Power down setting  
Modulation  
clock output  
ENS/XPD  
XOUT  
Reference clock  
XIN  
Rf = 1 MΩ  
VSS  
1
M
Charge  
pump  
Phase  
compare  
V/I  
conversion  
IDAC  
ICO  
Modulation clock  
output  
1
N
Reference clock  
Loop filter  
1
L
Modulation  
rate setting/  
Modulation  
Modulation logic  
enable setting  
MB88151A PLL block  
A glitchless IDAC (current output D/A converter) provides precise modulation,  
thereby dramatically reducing EMI.  
5
MB88151A  
PIN SETTING  
When changing the pin setting, the stabilization wait time for the modulation clock is required. The stabilization  
wait time for the modulation clock take the maximum value of “ELECTRICAL CHARACTERISTICS AC  
Characteristics Lock-up time”.  
ENS modulation enable setting (MB88151A-100/200/400/500/800)  
ENS  
L
Modulation  
No modulation  
Modulation  
H
Note : Spectrum does not spread when “Lis set to ENS. The clock with low jitter can be obtained. Because of ENS  
has Pull-up resistance, spectrum spread when “H” is set to it or open the terminal.  
XPD Power down setting (MB88151A-101/201/401/501/801)  
XPD  
L
Status  
Power down Status  
Operating status  
H
Note : CKOUT of output pins are fixed to Loutput during power down.  
SEL0, SEL1 Modulation rate setting  
SEL1  
SEL0  
Modulation rate  
1.5%  
Modulation type  
Center spread  
Center spread  
Down spread  
Down spread  
L
L
L
H
L
0.5%  
H
H
1.0%  
H
3.0%  
Note : The modulation rate can be changed at the level of the terminal.  
6
MB88151A  
Center spread  
Spectrum is spread (modulated) by centering on the frequency in modulation off.  
Modulation width 3.0%  
Radiation level  
1.5%  
+1.5%  
Frequency  
Frequency in modulation off  
Center spread example of 1.5% modulation rate  
Down spread  
Spectrum is spread (modulated) below the frequency in modulation off.  
Modulation width 3.0%  
Radiation level  
3.0%  
Frequency  
Frequency in modulation off  
Down spread example of 3.0% modulation rate  
7
MB88151A  
ABSOLUTE MAXIMUM RATINGS  
Rating  
Parameter  
Symbol  
Unit  
Min  
Max  
+ 4.0  
Power supply voltage*  
Input voltage*  
VDD  
VI  
0.5  
V
V
VSS 0.5  
VDD + 0.5  
VDD + 0.5  
+ 125  
Output voltage*  
VO  
VSS 0.5  
V
Storage temperature  
Operation junction temperature  
Output current  
TST  
55  
°C  
°C  
mA  
V
TJ  
40  
+ 125  
IO  
14  
+ 14  
Overshoot  
VIOVER  
VIUNDER  
VDD + 1.0 (tOVER 50 ns)  
Undershoot  
VSS1.0 (tUNDER 50 ns)  
V
* : The parameter is based on VSS = 0.0 V.  
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,  
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.  
Overshoot/Undershoot  
tUNDER 50 ns  
VIOVER VDD + 1.0 V  
VDD  
Input pin  
VSS  
VIUNDER VSS 1.0 V  
tOVER 50 ns  
8
MB88151A  
RECOMMENDED OPERATING CONDITIONS  
(VSS = 0.0 V)  
Value  
Typ  
3.3  
Parameter  
Symbol  
Pin  
Conditions  
Unit  
Max  
Min  
3.0  
Power supply voltage  
“H” level input voltage  
VDD  
VDD  
3.6  
V
V
VIH  
XIN,  
SEL0,  
SEL1,  
ENS  
VDD × 0.8  
VDD + 0.3  
“L” level input voltage  
VIL  
VSS  
VDD × 0.2  
V
Input clock  
duty cycle  
8.3 MHz to  
33.4 MHz  
tDCI  
Ta  
XIN  
40  
50  
60  
%
Operating temperature  
40  
+ 85  
°C  
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the  
semiconductor device. All of the device’s electrical characteristics are warranted when the device is  
operated within these ranges.  
Always use semiconductor devices within their recommended operating condition ranges. Operation  
outside these ranges may adversely affect reliability and could result in device failure.  
No warranty is made with respect to uses, operating conditions, or combinations not represented on  
the data sheet. Users considering application outside the listed conditions are advised to contact their  
FUJITSU representatives beforehand.  
Input clock duty cycle (tDCI = tb/ta)  
t
a
t
b
1.5 V  
XIN  
9
MB88151A  
ELECTRICAL CHARACTERISTICS  
• DC Characteristics  
(Ta = − 40 °C to + 85 °C, VDD = 3.3 V 0.3 V, VSS = 0.0 V)  
Value  
Parameter  
Symbol  
Pin  
Conditions  
Unit  
Min  
Typ  
Max  
Noloadcapacitanceat  
output 24 MHz  
5.0  
7.0  
mA  
MB88151A-100  
Power supply current  
ICC  
VDD  
At power down  
MB88151A-101  
10  
µA  
“H” level output,  
IOH = − 4 mA  
VOH  
VDD 0.5  
VDD  
V
Output voltage  
CKOUT  
“L” level output,  
VOL  
ZO  
VSS  
0.4  
V
IOL = 4 mA  
Output impedance  
Input capacitance  
CKOUT 8.3 MHz to 133.6 MHz  
45  
XIN,  
Ta = + 25 °C,  
SEL0,  
CIN  
VDD = VI = 0.0 V,  
SEL1,  
16  
pF  
f = 1 MHz  
ENS  
8.3 MHz to 66.8 MHz  
CKOUT 66.8 MHz to 100 MHz  
100 MHz to 133.6 MHz  
15  
10  
Load capacitance  
CL  
pF  
7
RPUE  
RPUP  
ENS  
XPD  
VIL = 0.0 V  
VIL = 0.0 V  
25  
500  
50  
200  
1200  
Input pull-up resistance  
kΩ  
800  
10  
MB88151A  
• AC Characteristics  
(Ta = − 40 °C to + 85 °C, VDD = 3.3 V 0.3 V, VSS = 0.0 V)  
Value  
Parameter  
Symbol  
Pin  
Conditions  
Unit  
Min  
Typ  
Max  
XIN,  
XOUT  
Fundamental  
oscillation  
Oscillation frequency  
fx  
8.3  
33.4  
MHz  
External clock input  
(multiply-by-1, 2, 4,  
divided by 2)  
16.6  
33.4  
Input frequency  
fin  
XIN  
MHz  
External clock input  
(multiply-by-8)  
8.3  
16.6  
33.2  
66.4  
8.3  
16.7  
33.4  
MB88151A-100/101  
(Multiply by 1)  
MB88151A-200/201  
(Multiply by 2)  
66.8  
MB88151A-400/401  
(Multiply by 4)  
Output frequency  
fOUT  
CKOUT  
133.6  
16.7  
MHz  
MB88151A-500/501  
(2-frequency division)  
MB88151A-800/801  
(multiply-by-8)  
66.4  
133.6  
0.4 V to 2.4 V  
Load capacitance 15 pF  
Output slew rate  
SR  
CKOUT  
CKOUT  
0.4  
40  
4.0  
60  
V/ns  
Output clock duty cycle  
tDCC  
1.5 V  
%
MB88151A-100/101,  
MB88151A-200/201,  
MB88151A-400/401,  
MB88151A-500/501  
fin/2200 fin/1900 fin/1600  
kHz  
(clks)  
Modulation period  
(Number of input clocks  
per modulation)  
(2200)  
(1900)  
(1600)  
fMOD  
(nMOD)  
CKOUT  
CKOUT  
fin/880  
(880)  
fin/760  
(760)  
fin/640  
(640)  
kHz  
(clks)  
MB88151A-800/801  
8.3 MHz to 80 MHz  
2
3
5
8
Lock-up time  
tLK  
ms  
80 MHz to 133.6 MHz  
MB88151A-100/101,  
MB88151A-200/201  
No load capacitance,  
Ta = + 25 °C, VDD = 3.3 V  
100  
MB88151A-400/401,  
Cycle-cycle jitter  
tJC  
CKOUT MB88151A-800/801  
No load capacitance,  
ps-rms  
150  
200  
Ta = + 25 °C, VDD = 3.3 V  
MB88151A-500/501  
No load capacitance,  
Ta = + 25 °C, VDD = 3.3 V  
Note : The modulation clock stabilization wait time is required after the power is turned on, the IC recovers from  
power saving, or after FREQ (frequency range) or ENS (modulation ON/OFF) setting is changed. For the  
modulation clock stabilization wait time, assign the maximum value for lock-up time.  
11  
MB88151A  
<Definition of modulation frequency and number of input clocks per modulation>  
f (Output frequency)  
Modulation waveform  
t
f
MOD (Min)  
fMOD (Max)  
t
Clock time  
nMOD (Max)  
Clock time  
nMOD (Min)  
MB88151A contains the modulation period to realize the efficient EMI reduction.  
The modulation period fMOD depends on the input frequency and changes between fMOD (Min) and fMOD (Max) .  
Furthermore, the average value of fMOD equals the typical value of the electrical characteristics.  
12  
MB88151A  
OUTPUT CLOCK DUTY CYCLE (tDCC = tb/ta)  
t
a
t
b
1.5 V  
CKOUT  
INPUT FREQUENCY (fin = 1/tin)  
tin  
0.8 VDD  
XIN  
OUTPUT SLEW RATE (SR)  
2.4 V  
0.4 V  
CKOUT  
tr  
tf  
Note : SR = (2.4 0.4) /tr, SR = (2.4 0.4) /tf  
CYCLE-CYCLE JITTER (tJC = | tn tn+1 |)  
CKOUT  
tn  
tn+1  
Note : Cycle-cycle jitter is defined the difference between a certain cycle and immediately after  
(or, immediately before) .  
13  
MB88151A  
MODULATION WAVEFORM  
1.5% modulation rate, Example of center spread  
CKOUT  
Output frequency  
+ 1.5 %  
Frequency at modulation OFF  
Time  
1.5 %  
fMOD  
• −1.0% modulation rate, Example of down spread  
CKOUT  
Output frequency  
Frequency at modulation OFF  
Time  
0.5 %  
1.0 %  
fMOD  
14  
MB88151A  
LOCK-UP TIME  
3.0 V  
VDD  
Internal clock  
stabilization wait time  
XIN  
Setting pin  
SEL0,  
VIH  
SEL1,  
tLK  
ENS  
(lock-up time )  
CKOUT  
If the setting pin is fixed at the “H” or “L” level, the maximum time after the power is turned on until the set clock  
signal is output from CKOUT pin is (the stabilization wait time of input clock to XIN pin) + (the lock-up time “tLK”).  
For the input clock stabilization time, check the characteristics of the resonator or oscillator used.  
XIN  
V
IH  
ENS  
V
IL  
tLK  
tLK  
(lock-up time )  
(lock-up time )  
CKOUT  
For modulation enable control using the ENS pin during normal operation, the set clock signal is output from  
CKOUT pin at most the lock-up time (tLK) after the level at the ENS pin is determined.  
Note : When the pin setting is changed, the CKOUT pin output clock stabilization time is required. Until the output  
clock signal becomes stable, the output frequency, output clock duty cycle, modulation period, and cycle-  
cycle jitter cannot be guaranteed. It is therefore advisable to perform processing such as cancelling a reset  
of the device at the succeeding stage after the lock-up time.  
15  
MB88151A  
XIN  
Internal clock  
stabilization wait time  
XPD  
tLK  
(lock-up time)  
CKOUT  
When the power down is controlled by XPD pin, the desired clock is obtained after the pin is set to H level until  
the maximum lock-up time tLK is elapsed.  
16  
MB88151A  
OSCILLATION CIRCUIT  
The figure below shows the connection example about general resonator. The oscillation circuit has the built-in  
resistance (1 M) . The value of capacity (C1 and C2) is required adjusting to the most suitable value of individual  
resonator.  
The most suitable value is different by individual resonator. Please refer to the resonator manufacturer which  
you use for the most suitable value.  
Input the clock to XIN pin, and do not connect anything with XOUT pin if you use the external clock (you do not  
use the resonator).  
When using the resonator  
MB88151A LSI Internal  
Rf (1 M)  
XIN Pin  
XOUT Pin  
MB88151A LSI External  
C1  
C2  
When using an external clock  
MB88151A LSI Internal  
XOUT Pin  
Rf (1 M)  
XIN Pin  
MB88151A LSI External  
External clock  
OPEN  
Note : Note that a jitter characteristic of an input clock may cause an affect a cycle-cycle jitter  
characteristic.  
17  
MB88151A  
INTERCONNECTION CIRCUIT EXAMPLE  
C1  
C2  
Xtal  
1
2
8
7
6
5
MB88151A  
SEL0  
SEL1  
3
+
4
ENS  
R1  
C4  
C3  
C1, C2 : Oscillation stabilization capacitance (refer to “OSCILLATION CIRCUIT”.)  
C3  
C4  
: Capacitor of 10 µF or higher  
: Capacitor about 0.01 µF (connect a capacitor of good high frequency  
property (ex. laminated ceramic capacitor) to close to this device.)  
: Impedance matching resistor for board pattern  
R1  
18  
MB88151A  
SPECTRUM EXAMPLE CHARACTERISTICS  
The condition of the examples of the characteristic is shown as follows : Input frequency = 20 MHz (Output  
frequency = 20 MHz : Using MB88151A-100 (Multiply-by-1)), Power - supply voltage = 3.3 V, None load capacity,  
Modulation rate = 1.5% (center spread).  
Spectrum analyzer HP4396B is connected with CKOUT. The result of the measurement with RBW = 1 kHz  
(ATT use for 6dB).  
CH B Spectrum  
10 dB /REF 0 dBm  
No modulation  
6.54 dBm  
Avg  
4
1.5% modulation  
24.45 dBm  
SWP 2.505 s  
SPAN 4 MHZ  
RBW# 1 kHZ  
VBW 1 kHZ  
ATT 6 dB  
CENTER 20 MHZ  
19  
MB88151A  
ORDERING INFORMATION  
Input frequency Multiplier Output frequency  
Part number  
Package  
Remarks  
range  
ratio  
range  
MB88151APNF-G-100-JNE1  
MB88151APNF-G-101-JNE1  
Multiply-  
by-1  
16.6 MHz to 33.4 MHz  
MB88151APNF-G-200-JNE1  
MB88151APNF-G-201-JNE1  
Multiply-  
by-2  
33.2 MHz to 66.8 MHz  
66.4 MHz to 133.6 MHz  
8.3 MHz to 16.7 MHz  
66.4 MHz to 133.6 MHz  
16.6 MHz to 33.4 MHz  
33.2 MHz to 66.8 MHz  
66.4 MHz to 133.6 MHz  
8.3 MHz to 16.7 MHz  
66.4 MHz to 133.6 MHz  
16.6 MHz to 33.4 MHz  
33.2 MHz to 66.8 MHz  
66.4 MHz to 133.6 MHz  
8.3 MHz to 16.7 MHz  
66.4 MHz to 133.6 MHz  
16.6 MHz to  
33.4 MHz  
MB88151APNF-G-400-JNE1  
MB88151APNF-G-401-JNE1  
Multiply-  
by-4  
MB88151APNF-G-500-JNE1  
MB88151APNF-G-501-JNE1  
Multiply-  
by-1/2  
MB88151APNF-G-800-JNE1  
MB88151APNF-G-801-JNE1  
8.3 MHz to  
16.7 MHz  
Multiply-  
by-8  
MB88151APNF-G-100-JNEFE1  
MB88151APNF-G-101-JNEFE1  
Multiply-  
by-1  
MB88151APNF-G-200-JNEFE1  
MB88151APNF-G-201-JNEFE1  
Multiply-  
by-2  
16.6 MHz to  
33.4 MHz  
8-pin plastic  
SOP  
Emboss  
taping  
MB88151APNF-G-400-JNEFE1  
MB88151APNF-G-401-JNEFE1  
Multiply-  
by-4  
(FPT-8P-M02)  
(EF type)  
MB88151APNF-G-500-JNEFE1  
MB88151APNF-G-501-JNEFE1  
Multiply-  
by-1/2  
MB88151APNF-G-800-JNEFE1  
MB88151APNF-G-801-JNEFE1  
8.3 MHz to  
16.7 MHz  
Multiply-  
by-8  
MB88151APNF-G-100-JNERE1  
MB88151APNF-G-101-JNERE1  
Multiply-  
by-1  
MB88151APNF-G-200-JNERE1  
MB88151APNF-G-201-JNERE1  
Multiply-  
by-2  
16.6 MHz to  
33.4 MHz  
Emboss  
taping  
(ER type)  
MB88151APNF-G-400-JNERE1  
MB88151APNF-G-401-JNERE1  
Multiply-  
by-4  
MB88151APNF-G-500-JNERE1  
MB88151APNF-G-501-JNERE1  
Multiply-  
by-1/2  
MB88151APNF-G-800-JNERE1  
MB88151APNF-G-801-JNERE1  
8.3 MHz to  
16.7 MHz  
Multiply-  
by-8  
20  
MB88151A  
PACKAGE DIMENSION  
8-pin plastic SOP  
Lead pitch  
1.27 mm  
3.9 × 5.05 mm  
Gullwing  
Package width  
package length  
×
Lead shape  
Sealing method  
Mounting height  
Weight  
Plastic mold  
1.75 mm MAX  
0.06 g  
(FPT-8P-M02)  
8-pin plastic SOP  
(FPT-8P-M02)  
Note 1) *1 : These dimensions include resin protrusion.  
Note 2) *2 : These dimensions do not include resin protrusion.  
Note 3) Pins width and pins thickness include plating thickness.  
Note 4) Pins width do not include tie bar cutting remainder.  
+0.25  
1 5.05 –0.20 .199 +..000180  
0.22 +00..0073  
*
.009 +..000031  
8
5
*2 3.90 0.30 6.00 0.40  
(.154 .012) (.236 .016)  
Details of "A" part  
45˚  
1.55 0.20  
(Mounting height)  
(.061 .008)  
0.25(.010)  
0.40(.016)  
0~8˚  
"A"  
1
4
1.27(.050)  
0.44 0.08  
(.017 .003)  
M
0.13(.005)  
0.50 0.20  
(.020 .008)  
0.15 0.10  
(.006 .004)  
(Stand off)  
0.60 0.15  
(.024 .006)  
0.10(.004)  
Dimensions in mm (inches).  
Note: The values in parentheses are reference values.  
C
2002 FUJITSU LIMITED F08004S-c-4-7  
Please confirm the latest Package dimension by following URL.  
http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html  
21  
MB88151A  
FUJITSU LIMITED  
All Rights Reserved.  
The contents of this document are subject to change without notice.  
Customers are advised to consult with FUJITSU sales  
representatives before ordering.  
The information, such as descriptions of function and application  
circuit examples, in this document are presented solely for the  
purpose of reference to show examples of operations and uses of  
Fujitsu semiconductor device; Fujitsu does not warrant proper  
operation of the device with respect to use based on such  
information. When you develop equipment incorporating the  
device based on such information, you must assume any  
responsibility arising out of such use of the information. Fujitsu  
assumes no liability for any damages whatsoever arising out of  
the use of the information.  
Any information in this document, including descriptions of  
function and schematic diagrams, shall not be construed as license  
of the use or exercise of any intellectual property right, such as  
patent right or copyright, or any other right of Fujitsu or any third  
party or does Fujitsu warrant non-infringement of any third-party’s  
intellectual property right or other right by using such information.  
Fujitsu assumes no liability for any infringement of the intellectual  
property rights or other rights of third parties which would result  
from the use of information contained herein.  
The products described in this document are designed, developed  
and manufactured as contemplated for general use, including  
without limitation, ordinary industrial use, general office use,  
personal use, and household use, but are not designed, developed  
and manufactured as contemplated (1) for use accompanying fatal  
risks or dangers that, unless extremely high safety is secured, could  
have a serious effect to the public, and could lead directly to death,  
personal injury, severe physical damage or other loss (i.e., nuclear  
reaction control in nuclear facility, aircraft flight control, air traffic  
control, mass transport control, medical life support system, missile  
launch control in weapon system), or (2) for use requiring  
extremely high reliability (i.e., submersible repeater and artificial  
satellite).  
Please note that Fujitsu will not be liable against you and/or any  
third party for any claims or damages arising in connection with  
above-mentioned uses of the products.  
Any semiconductor devices have an inherent chance of failure. You  
must protect against injury, damage or loss from such failures by  
incorporating safety design measures into your facility and  
equipment such as redundancy, fire protection, and prevention of  
over-current levels and other abnormal operating conditions.  
If any products described in this document represent goods or  
technologies subject to certain restrictions on export under the  
Foreign Exchange and Foreign Trade Law of Japan, the prior  
authorization by Japanese government will be required for export  
of those products from Japan.  
The company names and brand names herein are the trademarks or  
registered trademarks of their respective owners.  
Edited  
Business Promotion Dept.  
F0703  

MB88151APNF-G-801-JNEFE1 相关器件

型号 制造商 描述 价格 文档
MB88151APNF-G-801-JNERE1 FUJITSU Spread Spectrum Clock Generator 获取价格
MB88151A_10 FUJITSU Spread Spectrum Clock Generator 获取价格
MB88151PNF-G-100-JNE1 FUJITSU Clock Generator, 33.4MHz, CMOS, PDSO8, PLASTIC, SOP-8 获取价格
MB88151PNF-G-500-JN-ERE1 FUJITSU Clock Generator, 16.7MHz, CMOS, PDSO8, PLASTIC, SOP-8 获取价格
MB88152 FUJITSU Spread Spectrum Clock Generator 获取价格
MB88152A FUJITSU Spread Spectrum Clock Generator 获取价格
MB88152A CYPRESS Spread Spectrum Clock Generator 获取价格
MB88152A-100 FUJITSU Spread Spectrum Clock Generator 获取价格
MB88152A-101 FUJITSU Spread Spectrum Clock Generator 获取价格
MB88152A-102 FUJITSU Spread Spectrum Clock Generator 获取价格

MB88151APNF-G-801-JNEFE1 相关文章

  • Bourns 密封通孔金属陶瓷微调电位计产品选型手册(英文版)
    2024-09-20
    5
  • Bourns 精密环境传感器产品选型手册(英文版)
    2024-09-20
    9
  • Bourns POWrTher 负温度系数(NTC)热敏电阻手册 (英文版)
    2024-09-20
    8
  • Bourns GMOV 混合过压保护组件产品选型手册(英文版)
    2024-09-20
    6