AN-5015 [FAIRCHILD]

Transceiver and Specification Compliance; 收发器和符合规范
AN-5015
型号: AN-5015
厂家: FAIRCHILD SEMICONDUCTOR    FAIRCHILD SEMICONDUCTOR
描述:

Transceiver and Specification Compliance
收发器和符合规范

文件: 总6页 (文件大小:204K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Fairchild Semiconductor  
Application Note  
AN-5015  
December 1999  
Revised December 2000  
USB1T11A Transceiver and Specification Compliance  
related to driving and receiving differential signals on  
the USB cable.  
Introduction  
The Universal Serial Bus (USB) specification has become  
2. Isolates the digital controller from the cable. Guaran-  
widely accepted as the preferred mechanism for low to  
teed ESD tolerance on the transceiver ensures the  
medium speed serial data interfaces. Older connections  
expensive controller will not be damaged by adverse  
like RS232 and parallel printer LPTx ports can only be con-  
signals on the cable.  
nected to one device at a time. USB allows multiple  
devices to be attached to a single port enabling greater  
3. Removes analog style signals from the digital control-  
ler. This allows the design of the digital controller to be  
optimized for USB logic functionality. Keeping the con-  
troller completely digital reduces the design “risk” and  
added cost of a mixed analog and digital design.  
system flexibility. The USB specification also allows for the  
connection, immediate operation, and removal of these  
devices with the system running. With widespread use  
comes the need to develop low cost, specification compati-  
ble, interface devices. An USB implementation example is  
shown in Figure 1.  
Transceiver Block Diagram and Pinout  
FIGURE 1. USB with Integrated Transceiver  
Benefits of  
Standalone Transceiver  
Removing the transceiver function from the Digital Control-  
ler and Serial Interface Engine (SIE) has three main bene-  
fits.  
FIGURE 3. Functional Diagram and Pinout  
Transceiver Features  
1. Converts USB differential voltages to digital logic signal  
levels.  
2. Converts the D+ and the Dline to single ended logic  
outputs for SE0 (single-ended 0) detection.  
3. Converts logic levels to different USB signals.  
Runs at low or high speed  
FIGURE 2. USB with Standalone Transceiver  
Selectable output slope control  
Meets the USB 1.1 drive template  
Has low power standby mode  
1. Removes signal integrity concerns from the digital con-  
troller. The standalone USB Transceiver is responsible  
for meeting all compliance and signal quality issues  
4. Small footprint at low cost.  
© 2000 Fairchild Semiconductor Corporation  
AN500357  
www.fairchildsemi.com  
Backwards Compatibility to USB 1.0  
The USB Revision 1.0 and USB Revision 1.1 have many subtle differences. The differences however minor do serve to  
reduce the ambiguity of the 1.0 specification. The Fairchild USB1T11A has been designed to be compliant with USB 1.1  
and backwards compliant to revision 1.0 of the USB standard.  
USB 1.1 SYSTEM LEVEL GOALS  
1. Provide hooks to make system software work better  
with both 1.0 and 1.1 Hardware.  
3. Remove redundant information.  
4. Provide better definition and use of common terms in  
the specification.  
2. Remove non-relevant information from the specifica-  
tion.  
5. Enhance the capabilities of USB in Revision 1.1.  
USB 1.1 ELECTRICAL GOALS  
1. Better define electrical tests and testing methodolo-  
gies.  
2. Clarify connection events.  
3. Specify realistic loads for Low Speed Operation.  
Breaking the electrical goals down to specific input and output specifications shows the similarities between the two USB  
specifications. The common mode input voltage for the differential receiver has been reduced from 0.8V 2.5V to 0.8V to  
2.3V. In addition, a crossover voltage range has been established for the differential outputs to maximize the reliability to  
USB signal transmission (see Figure 4). In order to be backward compatible with USB 1.0, the Fairchild USB1T11A speci-  
fies a common mode input range of 0.8 to 2.5 volts.  
FIGURE 4. USB Common Mode Voltage for Differential Receiver  
www.fairchildsemi.com  
2
Backwards Compatibility to USB 1.0 (Continued)  
The differential output impedance of the CMOS buffers has been updated to include the series termination resistance. The  
USB 1.0 specification required buffer impedance from 3 15and a series resistance of 27to produce equivalent output  
impedance ranging from 30to 42. The USB 1.1 specification only requires the combined output buffer impedance and  
series resistance to fall within a range from 28to 44. Devices compliant to version 1.1 of the specification will recom-  
mend the value of series resistance to meet this specification. The reverse is also true, devices compatible to 1.1 are back-  
ward compatible to revision 1.0 if they can produce equivalent output impedance which meets the tighter 1.0 specification.  
See the output impedance equation and Figure 5 for the Fairchild USB1T11A transceiver.  
Specified Output Impedance:  
618Ω  
Recommended Series Resistance: 24Ω  
Lowest Equivalent Output Impedance = 6Ω + 24Ω = 30Ω  
Highest Equivalent Output Impedance = 18Ω + 24Ω = 42Ω  
FIGURE 5. Output Impedance Compliance to USB Specifications  
3
www.fairchildsemi.com  
Transceiver Compliance to USB 1.1  
The following table has been extracted from USB Compliance Checklist version 1.05. Only checklist items relevant to the  
design and implementation of the USB transceiver are addressed in this document. In order to guarantee physical layer  
compliance, all relevant specifications are 100% production tested on the Fairchild USB1T11A and guaranteed in the  
datasheet.  
TABLE 1. USB Compliance Specifications  
ID  
ST1  
ST2  
ST3  
ST4  
Question  
Datasheet Specification  
VCR: 1.3V 2.0V  
Is the data line crossover voltage between 1.3 and 2.0V?  
Do all single ended receivers recognize 0.8V or below as a logic low?  
Do all single ended receivers recognize 2.0V or more as a logic high?  
VSE: 0.8V (Logic Low)  
VSE: 2.0V (Logic High)  
Do all differential receivers have an input sensitivity of at least 200 mV between 0.8 and 2.5  
volts common mode?  
VDI: 200 mV (min)  
ST6  
LS1  
LS2  
Is the input impedance of D+ and D, without termination and pull up resistors, more than  
300k?  
I
OZ: 10 µA (max)  
Are data line rise times between 75 ns and 300 ns when driving into any single ended,  
capacitive load between 200 and 450 pF?  
tLR: 75 ns 300 ns  
Are data line fall times between 75 ns and 300 ns when driving into any single ended,  
capacitive load between 200 and 450 pF?  
tLF: 75 ns 300 ns  
LS3  
LS4  
FS1  
Are the rise and fall times matched to within 20% for J K transitions?  
Are the rise and fall times matched to within 20% for K J transitions?  
tREM: 80 120% (slow)  
tREM: 80 120% (slow)  
ZDRV: 6 18Ω  
With series termination resistors, does the devices source impedance remain within the  
bounds of Figure 8 and Figure 9?  
FS2  
FS3  
FS4  
FS5  
Are data line rise times between 4.0 and 20 ns when driving into a single ended 50 pF load? tR: 4 ns 20 ns  
Are data line fall times between 4.0 and 20 ns when driving into a single ended 50pF load? tF: 4 ns 20 ns  
Are the rise and fall times matched to within 10% for J K transitions?  
Are the rise and fall times matched to within 10% for K J transitions?  
tRFM: 90 110% (full)  
tRFM: 90 110% (full)  
For a complete listing of the Fairchild USB1T11A features and specifications please follow the link to the datasheet below:  
http://www.fairchildsemi.com/pf/US/USB1T11A.html#Datasheet  
Transceiver Compliance in Suspend Mode  
When directed by the digital controller, the USB1T11A transceiver will enter a suspend mode. In order to minimize device  
power consumption during suspend, the differential receiver must be shut down. In order to detect an end to USB suspend,  
the digital controller must monitor the state of VP and VM which remain active during the suspend state.  
www.fairchildsemi.com  
4
Transceiver Performance  
Actual performance of the Fairchild USB Transceiver is  
outlined in the following graphs and waveforms.  
Note: 24series output resistor  
FIGURE 9. Source Impedance Low State  
Note: In low speed testing, the downstream port included an additional  
50 pf of load capacitance. Total CLOAD = 200 pF.  
Transceiver Comparison  
Actual performance and nearly identical product specifica-  
tions should ease second source design considerations.  
However, the Fairchild USB1T11A has several advantages  
over similar USB transceivers.  
FIGURE 6. 1.5Mb/sec 10’ Cable Driving Information  
1. Faster typical propagation delays  
2. Slower edge rates  
3. Lower conducted EMI  
4. Enhanced ESD protection  
The faster propagation delays allow additional time for the  
digital controller to process incoming and outgoing data  
before it is delivered to the USB transceiver.  
Note: Due to transmission line or cable effects, the Rise and Fall time in  
High Speed mode is measured between 0.8 and 2.5V.  
FIGURE 7. 12Mb/sec 10’ Cable Driving Information  
FIGURE 10. Transceiver tPD Comparison  
Controlled output edge rates reduce the overall transmis-  
sion line effects and minimize signal degradation on the  
cable. This results in improved signal characteristics at the  
differential receiver.  
Note: Includes 24series output resistor.  
FIGURE 8. Source Impedance High State  
5
www.fairchildsemi.com  
Transceiver Comparison (Continued)  
ELECTROSTATIC DISCHARGE  
Electrostatic Discharge or ESD tolerance is especially  
important for USB transceivers. This type of device is con-  
nected directly to system I/O ports. Residing at the user  
interface often results in the need to absorb a transient  
ESD event as a USB function is attached or removed from  
the host system or USB hub.  
TABLE 2. Transceiver ESD Performance:  
Fairchild USB1T11A  
Philips PDIUSBP11A  
Mircrel MIC2550  
4KV Minimum  
2KV Minimum  
Not Specified  
The Fairchild USB Transceiver has already integrated  
effective ESD protection into the product. Therefore no  
external ESD protection is required for a robust USB inter-  
face implementation.  
FIGURE 11. Controlled Output Edge Rate  
Conclusion  
The Fairchild USB1T11A transceiver provides a low cost,  
low risk, and backward compatible solution to the analog  
signaling requirements of an USB 1.1 design.  
EMI reduction at the system level is a major design chal-  
lenge. USB components should work in harmony with the  
system to achieve the lowest possible level of EMI radia-  
tion ensuring that the entire system meets all FCC regula-  
tions. Although low device generated EMI can never  
guarantee low system EMI, using devices generating less  
EMI provides a solid foundation on which to build a system  
capable of passing FCC regulations.  
Note: EMI measurements are taken at transceiver output driving 3m USB  
cable for a load. The fundamental frequency of the output is 1.0 MHz.  
FIGURE 12. Conducted EMI  
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and  
Fairchild reserves the right at any time without notice to change said circuitry and specifications.  
LIFE SUPPORT POLICY  
FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT  
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD  
SEMICONDUCTOR CORPORATION. As used herein:  
1. Life support devices or systems are devices or systems  
which, (a) are intended for surgical implant into the  
body, or (b) support or sustain life, and (c) whose failure  
to perform when properly used in accordance with  
instructions for use provided in the labeling, can be rea-  
sonably expected to result in a significant injury to the  
user.  
2. A critical component in any component of a life support  
device or system whose failure to perform can be rea-  
sonably expected to cause the failure of the life support  
device or system, or to affect its safety or effectiveness.  
www.fairchildsemi.com  
www.fairchildsemi.com  
6

相关型号:

AN-5017

LVDS Fundamentals
FAIRCHILD

AN-5019

Calculating Driver/Receiver Power
FAIRCHILD

AN-502

Designing a Superheterodyne Receiver Using an IF Sampling Diversity Chipset
ADI

AN-5020

LVDS Reduces EMI
FAIRCHILD

AN-5023

LVDS Compatibility
FAIRCHILD

AN-5025

Applications Using the GTLP10B320
FAIRCHILD

AN-5026

Using BGA Packages
FAIRCHILD

AN-5029

Interfacing Between PECL and LVDS Differential Technologies
FAIRCHILD

AN-5031

GTLP Power Configuration
FAIRCHILD

AN-5045

High Speed LVDS Repeaters
FAIRCHILD

AN-5046

LVDS Receiver Failsafe Biasing Networks
FAIRCHILD

AN-5048

System Clock Distribution Example Using LVDS
FAIRCHILD